Gary Smith hails multi-platform design methodology
Dylan McGrath, EETimes
6/4/2012 3:23 AM EDT
SAN FRANCISCO—A design methodology based largely on intellectual property (IP) reuse employing minimal new design work to add proprietary value is being used by chip firms to create high-end system-on-chips (SoCs) with significantly lower costs, according to veteran EDA analyst Gary Smith.
In his annual address preceding the Design Automation Conference (DAC) here Sunday, Smith, chief analyst at Gary Smith EDA, said the methodology, which he calls multi-platform based design methodology, uses previously developed software, UP which includes verification suites and significantly fewer IP blocks than typical large designs in recent years.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Next-generation multi-platform video analytics SoC results from collaboration between Imagination and ELVEES
- Vanguard Video Announces Multi-Platform Support for H.265/HEVC
- Rapid Bridge Technology Selected by AppliedMicro for Multi-Platform Advanced Nanometer System-on-Chip Development
- Analyst Gary Smith: top 10 EDA topics for 2007
- Xilinx Unveils Virtex-4 Family - Industry's First Multi-Platform FPGA
Breaking News
- Andes Technology and proteanTecs Partner to Bring Performance and Reliability Monitoring to RISC-V Cores
- Arteris Releases the Latest Generation of Magillem Registers to Automate Semiconductor Hardware/Software Integration
- Imagination takes efficiency up a level with latest D-Series GPU IP
- Q.ANT and IMS CHIPS Launch Production of High-Performance AI Chips, Establish Blueprint for Strengthening Chip Sovereignty
- sureCore PowerMiser IP enables KU Leuven chip for AI applications to achieve dynamic power saving of greater than 40%
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- Cortus MINERVA Out-of-Order 4GHz 64-bit RISC-V Processor Platform targets automotive applications
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies