DMP Delivers New Platform IP Offering for Optimized SoC Integration with Graphics and Media Cores
Taipei, Taiwan– June 5th, 2012 – Digital Media Professionals Inc. (DMP), a leading provider of 2D/3D graphics Intellectual Property (IP) cores, today announced new Platform IP offering that provides highly optimized bus interconnect and memory interface IP cores and enables industry leading system level performance and low power implementation in SoC.
DMP Platform IP offering enables performance optimization and low power implementation based on DMP’s decade long GPU and SoC design experiences in the areas of priority control and bandwidth sharing between CPU and GPU plus the performance optimization of DDR DRAM I/F for CPU and GPU applications. New Platform IP offers two products:
- Loputo|BUS: The optimized bus interconnect IP to CPU and GPU bus access characteristics including support for OCP-IP, AMBA AXI4/AXI3, AHB, APB protocols, smart and dynamic priority control and optimized power control.
- Loputo|MEMC: The optimized DRAM controller to various characteristics of CPU and GPU master interface and DRAM memory access including features such as smart request control, various memory access pattern support. It also supports QoS control for real-time access transactions such as LCD controller and camera interfaces.
DMP Platform IP products can be provided as stand-alone products or married with the SMAPH graphics core family. Joint-solution enables highly balanced system integration without extra optimization cost for power consumption and performance. Smart control mechanism of power and memory QoS will also reduce cost in both hardware and software development area.
“Optimum design of SoC bus interconnect and memory subsystem has always been one of the biggest challenges for our SoC customers integrating CPUs and GPUs.” said Tatsuo Yamamoto, CEO of DMP. “We are thrilled to announce this new offering that allows our customers to bring their products into the market faster with lower development and integration costs while achieving unparalleled balanced performance for both CPU and GPU. ”
DMP will demonstrate new Platform IP offering together with its industry leading SMAPH graphics cores at COMPUTEX TAIPEI, the largest computer exhibition in Asia, on June 5th – 9th ,2012.
About DMP
Digital Media Professionals Inc. (DMP)(TOKYO:3652) develops industry leading 2D/3D graphics solutions to global consumer electronics, mobile, embedded and automotive markets. Company has been founded at Tokyo, Japan in 2002 and is currently developing several graphics IP cores based on the open Khronos™ Group standards and DMP’s cutting edge 3D graphics technology DMP Maestro Technology.
For more about DMP, please visit our website: http://www.dmprof.com/english/
|
DMP Inc. Hot IP
Related News
- DMP and III Collaborate to Promote DMP's Graphics Offering and GPU Integration Services to Taiwanese Customers
- Mentor Graphics Transforms SoC Integration and Functional Verification with Next Generation Questa Platform
- INGChips selects Dolphin Integration's Power Management IP Platform for its ultra Low Power Bluetooth Low-Energy SoC in 40 nm eFlash
- Synopsys Delivers Platform Architect Ultra to Enable the Next Wave of AI SoCs
- NetSpeed launches SoCBuilder - AI-powered design and integration platform to accelerate SoC designs
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |