GloFo, TSMC report process tech progress
Rick Merritt, EETimes
6/5/2012 1:01 AM EDT
SAN FRANCISCO – Globalfoundries reported progress ramping four flavors of its 28nm process and early work qualifying its 20 nm process and developing 3-D IC technology at the Design Automation Conference here. Its larger competitor TSMC also announced progress in the same three areas working in collaboration with Cadence Design Systems.
“We just passed shipment of 400,000 32/28 nm high-k metal gate wafers and we’re ramping rapidly,” said Mojy Curtis Chian, senior vice president of design enablement at Gobalfoundries in an interview with EE Times at DAC. “We have proved gate first works, is high yielding and economical,” he said.
E-mail This Article | Printer-Friendly Page |
Related News
- TSMC's 3-nm progress report: Better than expected
- TSMC November 2024 Revenue Report
- TSMC drives A16, 3D process technology
- M31 Launches USB4 IP for TSMC 5nm Process
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity