Synopsys exec sees whole new ball game at 20 nm
Synopsys exec sees whole new ball game at 20 nm
Dylan McGrath, EETimes
6/4/2012 4:01 PM EDT
SAN FRANCISCO—The requirement for lithography double patterning on many layers makes moving to the 20-nm node a major undertaking that will require customers to invest in new design tool sets, according to Saleem Haider, senior director of marketing for physical design and DFM at Synopsys Inc.
In an interview at the Design Automation Conference (DAC) Monday (June 4), Haider said that in his 15 years at Synopsys the company has always taken the position that migration to a new node was an incremental, rather than revolutionary, change. Competitors, meanwhile, eager to gain market share in physical design implementation, have tried to convince customers that each node migration ushered in a brand new world, Haider said.
E-mail This Article | Printer-Friendly Page |
Related News
- Broadcom sees rising 20 nm costs amid handset push
- Synopsys DesignWare USB 2.0 NanoPHY and PCI Express PHY IP Achieve Compliance in SMIC's 130-NM Process Technology
- IBM, Chartered Select Synopsys' Hi-Speed USB 2.0 and OTG PHYs for Their 90-nm Process Platform
- Intel Foundry Services Head Sees Advanced Packaging as "On Ramp" to Growth
- Interview: Arm's SystemReady 2.0 to Secure IoT Devices
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards