Synopsys exec sees whole new ball game at 20 nm
Synopsys exec sees whole new ball game at 20 nm
Dylan McGrath, EETimes
6/4/2012 4:01 PM EDT
SAN FRANCISCO—The requirement for lithography double patterning on many layers makes moving to the 20-nm node a major undertaking that will require customers to invest in new design tool sets, according to Saleem Haider, senior director of marketing for physical design and DFM at Synopsys Inc.
In an interview at the Design Automation Conference (DAC) Monday (June 4), Haider said that in his 15 years at Synopsys the company has always taken the position that migration to a new node was an incremental, rather than revolutionary, change. Competitors, meanwhile, eager to gain market share in physical design implementation, have tried to convince customers that each node migration ushered in a brand new world, Haider said.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Broadcom sees rising 20 nm costs amid handset push
- Synopsys DesignWare USB 2.0 NanoPHY and PCI Express PHY IP Achieve Compliance in SMIC's 130-NM Process Technology
- IBM, Chartered Select Synopsys' Hi-Speed USB 2.0 and OTG PHYs for Their 90-nm Process Platform
- Intel Foundry Services Head Sees Advanced Packaging as "On Ramp" to Growth
- Interview: Arm's SystemReady 2.0 to Secure IoT Devices
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset