DAC panel spotlights rise of IP subsystems
Dylan McGrath, EETimes
6/7/2012 1:41 AM EDT
SAN FRANCISCO—Intellectual property (IP) reuse in SoC design is increasing, creating challenges in compatibility and complexity, according to executives on a Design Automation Conference (DAC) panel. To minimize this complexity, panelists said, the semiconductor industry will increasingly turn to IP subsystems—larger chunks of IP that have been stitched together from many smaller blocks and pre-verified to ensure performance.
Naveed Sherwani, president and CEO of chip design and manufacturing services provider Open-Silicon Inc., said he was happy to see that IP reuse was finally occurring on a large scale, but said the trend is creating challenges.
E-mail This Article | Printer-Friendly Page |
Related News
- DAC panel fingers embedded design needs
- Comprehensive ADC/DAC and AFE IP Solutions: Enabling Next-Generation Applications Across Varying Technology Nodes
- Comprehensive ADC/DAC and AFE IP Solutions: Empowering Next-Gen Applications Across Diverse Technology Nodes
- M31 Debuts at the North American Design Automation Conference, Showcasing IP Solutions for Advanced Processes
- Faraday to Exhibit Next-gen ASIC Solutions at DAC 2024
Breaking News
- Micon Global and Silvaco Announce New Partnership
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition