English
Interview: JEDEC on LPDDR3
Kristin Lewotsky, EETimes
5/25/2012 2:53 PM EDT
In response to surging bandwidth demand from the mobile device market, the JEDEC Solid State Technology Association just released LPDDR3, a new mobile memory standard that boasts a data rate of 1600 Mbps. We sat down with Hung Vuong, Chairman of JEDEC’s JC-42.6 Subcommittee for Low Power Memories to talk about the new standard, memory challenges, and what comes next.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- JEDEC Announces Publication of LPDDR3 Standard for Low Power Memory Devices
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- The role of RISC-V in the European Processor Initiative - Interview with Roger Espasa
- Exclusive Interview: Antti Rauhala Discusses CoreHW's CHW3021 Radio Front-End IC
- JEDEC® Adds to Suite of Standards Supporting Compute Express Link® (CXL®) Memory Technology with Publication of Two New Documents
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X