English
The fabless-foundry model will survive (at least through 14-nm)
Handel Jones, International Business Strategies Inc.,
EETimes (6/15/2012 6:59 PM EDT)
Editor's note: This article was rewritten in rebutal to comments made in April by Mark Bohr, an Intel Senior Fellow. As reported by EE Times, Bohr said the fabless-foundry model is"collapsing."
What are the problems?
1. Parametric yields at 28 nm are not at expected levels. Process variables such as random dopant fluctuations, line width and line gap variations, and via resistance, which affect RC-related timing issues, result in both unpredictable and low parametric yields for the targeted specifications. The process variables have increasing impact on leakage, power consumption and yields.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Arm and silicon partners collaborate on IoT development through new Mbed OS Partner Governance model
- UMC and Synopsys Collaboration Speeds 14-nm Custom Design
- Synopsys' Custom Compiler Enabled for Samsung Foundry's 14-nm FinFET Process
- Synopsys' IC Validator Certified by Samsung Foundry 14-nm Process for Signoff Physical Verification
- Synopsys and UMC Expand 14-nm FinFET Collaboration to Include DesignWare Embedded Memory and Test Solutions
Breaking News
- Micon Global and Silvaco Announce New Partnership
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition