Sital Shows Significant Improvement of Noise Immunity on its 1553 IP Core
June 26, 2012 - As part of a customer's system, Sitals 1553 IP have recently passed all the RT validation tests at Test Systems Inc.
During the test, an issue was raised regarding the noise immunity of the system under test.
Noise Rejection Test is performed during the RT Validation test in section 5.3. It is the last test in 1553 RT Validation, and is done by sending multiple 1553 messages to the RT, polluted by noise of predefined characteristics.
In this case, the system under test used a very marginal 1553 transceiver which suffered from bad symmetry and created a considerable DC offset. This system failed the noise test (although by just a bit - 130mV instead of 140mV).
Needless to say that Sitals IP core passed the same tests many times in the past, with various transceivers and configurations.
The customer had 2 other similar boards which passed the tests at his own lab (with similar equipment as in Test Systems Inc.), but he decided to use the worst-case board for the RT validation testing.
Nevertheless, Sital took upon itself to improve the noise immunity of its IP regardless of the quality of the transceiver. The alternative for this customer was to re-spin his board and switch to another transceiver component.
After some modifications to the IP core, the same system passed the noise test with very good results.
"This is a clear example of the advantage of using an IP core." Said Duli Yariv, Sital's VP for Sales and Marketing. "Within a few days we provided an effective solution, avoiding the customer from going through the long and costly process of making changes to his board" he added.
We therefore recommend our customers to update their IP core to the newest version.
This update is free for customers under support.
|
Related News
- Sital Technology Announces the World's First Secured 1553 Component
- Sital's Enhanced Reliability FPGA IP powers NASA's GEDI on board communications
- Sital's 1553 IP is used by NASA
- Sital Announces the Release of its 2nd generation 1553 Bus Tester
- QuickLogic and Sital announce development Partnership for MIL-STD-1553 core
Breaking News
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
- Cadence Advances AI in the Cloud with Industry-First DDR5 12.8Gbps MRDIMM Gen2 Memory IP System Solution
- Thalia joins GlobalFoundries' GlobalSolutions Ecosystem to advance IP reuse and design migration
- MosChip® to showcase Silicon Engineering Services at TSMC 2025 North America Technology Symposium
- Alphawave Semi Audited Results for the Year Ended 31 December 2024
Most Popular
- New Breakthroughs in China's RISC-V Chip Industry
- Cadence to Acquire Arm Artisan Foundation IP Business
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- Shifting Sands in Silicon by Global Supply Chains
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |