Open-Silicon's Interlaken IP Core Selected for Netronome's Next-Generation Flow Processors
High-Bandwidth Interlaken IP Ideal for Networking, Security and Content Processing Applications
MILPITAS, Calif. - July 9, 2012: Open-Silicon, Inc., a leading semiconductor design and manufacturing company and charter member of the Interlaken Alliance, announced today that Netronome, the leading developer of flow processors, has selected Open-Silicon's Interlaken IP core for its next-generation flow processors. Chosen because the IP core supports Interlaken look-aside protocol and standard Interlaken protocol within a single IP instance, it also offered flexible SerDes lane mapping between the logical and physical SerDes lanes. With over 35 successful licenses, the Open-Silicon Interlaken core provides the industry's fastest chip-to-chip interface by supporting SerDes data rates up to 28Gbps and multiple data width options.
"Open-Silicon's Interlaken IP core met the necessary requirements for Netronome's next generation flow processor and was easily integrated into our next-generation processor, even with the customization that we required," said Jim Finnegan, Senior VP Development, Netronome. "Open-Silicon's support for our requirements and customizations has surpassed our expectations."
The Interlaken protocol is an integral part of today's leading edge data networking products, enabling fast, scalable, and low-latency chip-to-chip communication for switching, routing, and deep packet processing applications. Architected to be easily synthesizable into many ASIC technologies, Open-Silicon's Interlaken IP core is uniquely built to work with off-the-shelf SerDes from leading technology vendors. This support for multiple industry-leading SerDes PHYs allows Open-Silicon's customers to quickly integrate the core into their technology of choice.
"We have seen tremendous adoption of Open-Silicon's Interlaken IP core across applications like network switches, routers and storage equipment. Working with Netronome on its next generation flow processors utilizing advanced foundry technology has demonstrated the inherent capability and flexibility of our IP core," said Steve Erickson, VP of IP and Platforms, Open-Silicon.
About Netronome Flow Processors
Netronome's flow processors (NFP) bring breakthrough performance to a broad range of demanding network, security and content processing applications used in high-end networks with speeds up to 400Gbps. NFPs simultaneously deliver packet processing with deep packet inspection, security processing, and I/O virtualization for millions of simultaneous stateful flows. NFPs are the industry's only processor specifically designed for tight coupling with Intel Architecture (IA) processors, complementing and strengthening the growing success of IA in networking, communications, and security applications.
About Open-Silicon, Inc.
Open-Silicon is a leading semiconductor company focused on SoC realization for traditional ASIC, develop-to-spec, and derivative ICs. In support of the industry trend towards collaborative engineering and design-lite, Open-Silicon offers SoC architecture, system design, physical design, IP, system software, and high-quality semiconductor manufacturing services with one of the world's broadest partner ecosystems for IC development. For more information, visit Open-Silicon's website at www.open-silicon.com or call 408-240-5700.
|
Related News
- CAES' Quad-Core LEON4FT Processor Selected for European Next-Generation Star Sensors
- CAES' Quad Core LEON4FT Processor Selected for Next-Generation On-orbit Servicing Spacecraft
- Inside Secure Technology Chosen to Secure Kalray's Intelligent Processors for Autonomous Vehicles and Next-Generation Data Centers
- Synopsys' Next-Generation Embedded Vision Processors Boost Performance up to 100X
- Sarance Announces Availability of Complete Connectivity Solutions for Netronome's Network Flow Processors
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |