Xylon announces logiI2C Master Controller IP core for Xilinx FPGAs
New I2C Bus Master Controller IP core
July 9, 2012, Zagreb (Croatia) – New logiI2C Bus Master Controller IP core from Xylon's logicBRICKS IP library supports single master I2C communications and enables bug-free data transfers. It is ARM® AMBA® AXI4-Lite bus compliant, and can be implemented in all Xilinx programmable devices, including the 7 series FPGA families and the Zynq™-7000 EPP.
Xylon delivers the logiI2C IP core in a format which is fully compatible with Xilinx Platform Studio (XPS), and the software driver compatible for use within Xilinx Software Development Kit (SDK).
The logiI2C IP core license fees offered through Xylon's Low-Volume IP Program (LVIP) start at €850 (< $1,050).
For datasheet and general information about the logiI2C I2C Bus Master Controller IP core please visit:
http://www.logicbricks.com/Products/logiI2C.aspx.
The logiSDHC can be evaluated on Xylon's logiCRAFT-CC Companion Chip Kits, or third-party hardware platforms.
|
Xylon Hot IP
Related News
- Xylon Announces logiSPI SPI to AXI4 Controller Bridge IP Core for Xilinx Zynq-7000 AP SoC and FPGAs
- Xylon Announces New SD Host Controller IP for Xilinx FPGAs
- Xylon's Updated logiHSSL IP Core Seamlessly Connects Infineon AURIX Microcontrollers with AMD Adaptive SoCs and FPGAs
- Xilinx and Open-Silicon Announce Hybrid Memory Cube Controller IP for All Programmable FPGAs
- First CAN FD Bus Controller IP Core for ASICs & FPGAs Available Now from CAST
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |