Xylon announces logiI2C Master Controller IP core for Xilinx FPGAs
New I2C Bus Master Controller IP core
July 9, 2012, Zagreb (Croatia) – New logiI2C Bus Master Controller IP core from Xylon's logicBRICKS IP library supports single master I2C communications and enables bug-free data transfers. It is ARM® AMBA® AXI4-Lite bus compliant, and can be implemented in all Xilinx programmable devices, including the 7 series FPGA families and the Zynq™-7000 EPP.
Xylon delivers the logiI2C IP core in a format which is fully compatible with Xilinx Platform Studio (XPS), and the software driver compatible for use within Xilinx Software Development Kit (SDK).
The logiI2C IP core license fees offered through Xylon's Low-Volume IP Program (LVIP) start at €850 (< $1,050).
For datasheet and general information about the logiI2C I2C Bus Master Controller IP core please visit:
http://www.logicbricks.com/Products/logiI2C.aspx.
The logiSDHC can be evaluated on Xylon's logiCRAFT-CC Companion Chip Kits, or third-party hardware platforms.
|
Xylon Hot IP
Related News
- Xylon Announces logiSPI SPI to AXI4 Controller Bridge IP Core for Xilinx Zynq-7000 AP SoC and FPGAs
- Xylon Announces New SD Host Controller IP for Xilinx FPGAs
- Xylon's Updated logiHSSL IP Core Seamlessly Connects Infineon AURIX Microcontrollers with AMD Adaptive SoCs and FPGAs
- Xilinx and Open-Silicon Announce Hybrid Memory Cube Controller IP for All Programmable FPGAs
- First CAN FD Bus Controller IP Core for ASICs & FPGAs Available Now from CAST
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |