Creonic Celebrates 1,000 Downloads of its Open Source Viterbi Decoder IP Core
1,000 Viterbi Decoder IP Core Downloads in Six Months
July 16 2012 -- Today Creonic celebrates 1,000 downloads of its open source Viterbi decoder IP core from the OpenCores platform. "We are thrilled about the huge interest in our open source IP core", says Matthias Alles, CEO of Creonic. He adds, "It took less than six months to achieve this milestone".
The VHDL source code of the Creonic Viterbi decoder is published under the GPL license. It is adaptable to many standards of communications, e.g., GSM, UMTS, CDMA, WiMAX, and WiFi. The AXI4-Stream interface allows simple integration. Shortly after publication OpenCores awarded the IP core the OCCP certificate emphasizing that the core is stable and satisfies an abundance of quality criteria.
The publication under GPL makes it possible to use the IP core free of charge and enables the adaptation of the decoder to individual needs. Besides support, Creonic offers commercial licenses that grant the user of the IP core more rights than the GPL.
About Creonic
Creonic provides IP cores as ready-for-use solutions for several algorithms of communications such as forward error correction (LDPC and Turbo coding), synchronization, and MIMO. The product portfolio covers standards like DVB-S2, DVB-C2, WiFi, UWB, and GMR. Our products are applicable for ASIC and FPGA technology and comply with the highest requirements with respect to quality and performance.
|
Creonic Hot IP
Related News
- RISC-V Celebrates Upstreaming of Android Open Source Project RISC-V Port
- Creonic Releases 4G 1 Gbit/s Turbo Decoder IP Core for LTE and LTE Advanced
- Salamander Error Correction announces 1 Gbps Viterbi decoder
- Silicon Creations Celebrates Milestone with Delivery of 1,000th Production License for Fractional-N PLL
- LeWiz Open Source LVDS Transceiver Design
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
E-mail This Article | Printer-Friendly Page |