English
Cadence CEO sees design activity keeping pace
Dylan McGrath, EETimes
7/26/2012 1:08 AM EDT
SAN FRANCISCO—Cadence Design Systems Inc. President and CEO Lip-Bu Tan said Wednesday (July 25) he expects to see design activity remain at a good pace in the second half of the year, despite macroeconomic challenges.
Tan's comments came on a conference call with analysts following the company's second quarter financial report, where Cadence reported results that beat analysts' expectations. The company also raised its sales target for the year modestly.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Cadence Hot IP
Related News
- Cadence Announces Anirudh Devgan to Become CEO in December 2021; Lip-Bu Tan to Transition to Role of Executive Chairman at That Time
- CEO Interview: Ambiq Sees Broader Options for Low Voltage
- Oasys Announces New Funding Led by Intel Capital, Xilinx and former Cadence CEO Joe Costello
- Global Semiconductor Sales Remain Ahead of 2012 Pace in February
- Cadence Reports Fourth Quarter and Fiscal Year 2012 Financial Results
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards