Xelic Announces 40G I.4/I.7 EFEC Core
August 13, 2012 – Xelic, a leading provider of Optical Transport Networking (OTN) intellectual property is pleased to announce the immediate availability of their XCO23EFEC47 core. This core provides 40G or 4 x 10G Enhanced Forward Error Correction (EFEC) capability that is compatible with ITU-T G.975.1 Appendix I.4 and I.7 and is interoperable with other industry standard EFEC implementations.
Both the ITU-T G709 I.4 and I.7 compliant schemes provide a higher coding gain (about 7.9dB @ 10-12 BER) than the standard RS(255, 239) (about 5.4dB @ 10-12 BER) for gaussian error distributions while maintaining the standard 7% (16:239) parity:data overhead ratio.
“This core includes both of the leading EFEC solutions for 10G and 40G in a single implementation. This core was designed with a 128-bit datapath and resource sharing is used to provide a very efficient implementation without sacrificing performance” said Mark Grabosky, founding partner and Director of Engineering at Xelic.
This core can be programmed for 4x10G (OTU2) or 40G (OTU3) operation and has support for OTL3.4 statistics. The core is fully compatible with XCO23 40G/4x10G OTN Framer Core and our XCO23AU OTN Multilane interface core which provides OTL3.4 and 4x10 frame alignment functionality.
In 4x10G mode, the XCO23EFEC47 codec can process 4 streams of OTU2. The XCO23EFEC47 decoder performs bit correction in each individual channel and provides the statistical counts for each stream. Each stream can be independently programmed to perform the I.4 or I.7 algorithm.
In 40G mode, the XCO23EFEC47 codec can process 1 stream of OTU3. The XCO23EFEC47 decoder performs bit correction and provides the statistical counts for both OTU3 data stream as well as OTL3.4 .
To learn more about Xelic’s IP products visit www.xelic.com, Email information@xelic.com or call 585-383-5640.
|
Related News
- Xelic Announces Availability of 40G Enhanced Forward Error Correction Core for Optical Transport Networking Applications
- Synopsys Powers World's Fastest UCIe-Based Multi-Die Designs with New IP Operating at 40 Gbps
- Enyx releases nxFramework version 5.4 for subscribers which includes new ULL IP cores and 40G support
- AnalogX Announces 40G Sub 2pJ/bit Ultra Low Power SerDes in 22nm Platform
- CAST Expands Popular UDP/IP Networking Cores Line
Breaking News
- Silicon Proven AV1 Decoder IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
- Cadence Enables Next-Gen AI and HPC Systems with Industry's Fastest HBM4 12.8Gbps IP Memory System Solution
- S2C and Andes Technology Announce FPGA-Based Prototyping Partnership to Accelerate Advanced RISC-V SoC Development
- PQShield launches UltraPQ-Suite for deeply specialized implementations of post-quantum cryptography
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
Most Popular
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New Breakthroughs in China's RISC-V Chip Industry
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |