Xelic Announces 40G I.4/I.7 EFEC Core
August 13, 2012 – Xelic, a leading provider of Optical Transport Networking (OTN) intellectual property is pleased to announce the immediate availability of their XCO23EFEC47 core. This core provides 40G or 4 x 10G Enhanced Forward Error Correction (EFEC) capability that is compatible with ITU-T G.975.1 Appendix I.4 and I.7 and is interoperable with other industry standard EFEC implementations.
Both the ITU-T G709 I.4 and I.7 compliant schemes provide a higher coding gain (about 7.9dB @ 10-12 BER) than the standard RS(255, 239) (about 5.4dB @ 10-12 BER) for gaussian error distributions while maintaining the standard 7% (16:239) parity:data overhead ratio.
“This core includes both of the leading EFEC solutions for 10G and 40G in a single implementation. This core was designed with a 128-bit datapath and resource sharing is used to provide a very efficient implementation without sacrificing performance” said Mark Grabosky, founding partner and Director of Engineering at Xelic.
This core can be programmed for 4x10G (OTU2) or 40G (OTU3) operation and has support for OTL3.4 statistics. The core is fully compatible with XCO23 40G/4x10G OTN Framer Core and our XCO23AU OTN Multilane interface core which provides OTL3.4 and 4x10 frame alignment functionality.
In 4x10G mode, the XCO23EFEC47 codec can process 4 streams of OTU2. The XCO23EFEC47 decoder performs bit correction in each individual channel and provides the statistical counts for each stream. Each stream can be independently programmed to perform the I.4 or I.7 algorithm.
In 40G mode, the XCO23EFEC47 codec can process 1 stream of OTU3. The XCO23EFEC47 decoder performs bit correction and provides the statistical counts for both OTU3 data stream as well as OTL3.4 .
To learn more about Xelic’s IP products visit www.xelic.com, Email information@xelic.com or call 585-383-5640.
|
Related News
- Xelic Announces Availability of 40G Enhanced Forward Error Correction Core for Optical Transport Networking Applications
- Synopsys Powers World's Fastest UCIe-Based Multi-Die Designs with New IP Operating at 40 Gbps
- Enyx releases nxFramework version 5.4 for subscribers which includes new ULL IP cores and 40G support
- AnalogX Announces 40G Sub 2pJ/bit Ultra Low Power SerDes in 22nm Platform
- CAST Expands Popular UDP/IP Networking Cores Line
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |