TransEDA announces formation of technical advisory board
Leading Experts in EDA and Formal Methods Join Forces with Company to Guide Long Term Technology Strategy
LOS GATOS, Calif. -- April 24, 2002 -- TransEDA PLC, the leader in ready-to-use verification solutions for electronic designs, announced the formation of its Technical Advisory Board (TAB) and the appointment of the Board's founder members. These members are Dr. Giovanni De Micheli of Stanford University; Dr. David J. Greaves, MIEE, of Cambridge University; Dr. John Rushby of the SRI International Computer Science Laboratory; and Dr. Ian Benson FBCS of Ian Benson and Partners, Ltd.
It is expected that members of the TAB will help guide the long-term technology strategy of the company to address current and future verification challenges by exploiting formal methods and other emerging technologies.
"We are forming this Technical Advisory Board to keep pushing the envelope of innovation," said Ellis Smith, president and CEO of TransEDA. "Our founder members are arguably some of the foremost thought leaders in EDA and formal methods. Our customers can look forward to reaping the benefits of their collaboration through offerings of new tools from TransEDA that will drastically increase their verification productivity."
Dr. Giovanni De Micheli
Dr. Giovanni De Micheli is Professor of Electrical Engineering, and by courtesy, of Computer Science at Stanford University. Previously he held positions at the IBM T.J. Watson Research Center, Yorktown Heights, New York; at the Department of Electronics of the Politecnico di Milano, Italy; and at Harris Semiconductor, Melbourne, Florida. He holds a Nuclear Engineer degree (Politecnico di Milano, 1979), an M.S. and a Ph.D. degree in Electrical Engineering and Computer Science (University of California at Berkeley, 1980 and 1983).
Dr. De Micheli's research interests include several aspects of design technologies for integrated circuits and systems, with particular emphasis on synthesis, system-level design, hardware/software co-design and low-power design. He has authored several books and more than 250 technical articles. He serves on several advisory boards and has chaired numerous committees. Dr. De Micheli is a Fellow of the ACM and IEEE, and he received the Golden Jubilee Medal for outstanding contributions to the IEEE CAS Society in 2000. He has also received numerous other awards and honors, and is President Elect of the IEEE CAS Society in 2002. De Micheli was a founding member of the ALaRI institute at Universita' della Svizzera Italiana (USI), in Lugano, Switzerland, where he is currently scientific counselor.
Dr. David J. Greaves
Dr. David J. Greaves, MIEE, is a lecturer in the Computer Laboratory at the University of Cambridge in the United Kingdom. He is a member of the Systems Research Group, focusing in particular on hardware design and system specification with emphasis on networking. Recent projects include development of tools for the Verilog language using formal methods and the HOL theorem prover. Dr. Greaves is currently applying these techniques to more general hardware and software system specification and co-design using high-level languages.
In addition to his work at the University of Cambridge, Dr. Greaves is a founder of Virata Corporation, a leading supplier of ASICs and software for DSL applications. His early work in the development of asynchronous transfer mode (ATM) technology outside the core network earned him worldwide acclaim as a leading authority in telecommunications. Through his affiliation with Cambridge and unparalleled work as a practical engineer, Dr. Greaves has the distinct honor of working with many of the world's leading technology companies, including AT&T, BT (British Telecom) and Microsoft. In addition, he has designed many systems and ASICs that are in wide use throughout the world.
Dr. John Rushby
Dr. John Rushby is Program Director for Formal Methods and Dependable Systems in the Computer Science Laboratory (CSL) of SRI International in Menlo Park, California. He holds BSc and PhD degrees in Computer Science from the University of Newcastle upon Tyne and held academic posts there and at the University of Manchester before joining SRI in 1983. He served as director of CSL from 1986 to 1990, before assuming his present post.
The Formal Methods and Dependable Systems Program in CSL continues a theme of research in which SRI has a record of leading edge contributions extending over 30 years. The program focuses on development of effective methods and tools for design, analysis, and assurance of systems that have stringent requirements for reliability, security, and safety. Its techniques are based on methods of automated deduction, including decision procedures, model checking, and interactive theorem proving, which are available in its tools ICS, SAL, and PVS, respectively.
Dr. Rushby is the author of many papers on these topics and a frequent invited speaker at international conferences. He has served on the editorial boards of Communications of the ACM and IEEE Transactions on Software Engineering, and is currently an associate editor for Formal Aspects of Computing.
Dr. Ian Benson
Dr. Ian Benson, FBCS, is a non-executive director of TransEDA PLC and Chairman of its Technical Advisory Board. Dr Benson founded Ian Benson and Partners, Ltd, a technology consultancy in June 1999. He was appointed to the Board of TransEDA PLC in August 2000. Prior to this he served as Head of the Laboratory for Business Design at Sybase Inc (OASiS Division), and was a founder of SRI International (formerly Stanford Research Institute) Computer Science Research Centre in Cambridge, UK. Dr Benson holds a Ph.D. (Cantab) and an MS (Stanford) in computer science and an MA (Cantab) in mathematics.
About TransEDA
TransEDA PLC (symbol TRA on the Alternative Investment Market in London) develops and markets ready-to-use verification solutions for electronic field-programmable gate array (FPGA), application-specific integrated circuit (ASIC), and system-on-chip (SoC) designs. The company's verification IP library includes models and properties for advanced microprocessors and bus interfaces. TransEDA's design verification software performs application-specific test automation, configurable HDL checking; code and finite state machine (FSM) coverage analysis, dynamic property checking, and test suite analysis.
TransEDA's tier-1 list of customers includes 18 of the world's top 20 semiconductor vendors. For more information, visit www.transeda.com or contact TransEDA at 983 University Avenue, Building C, Los Gatos, Calif. 95032 U.S.A., telephone (408) 335-1300, fax (408) 335-1319, email info@transeda.com.
--
Contact Information
-------------------
TransEDA general information: info@transeda.com
TransEDA customer support: support@transeda.com
Related News
- Evatronix Announces Formation Of The Technical Advisory Board
- Axiomise Names Two Executives to Newly Formed Technical Advisory Board
- Industry Veterans Cathal Phelan, John Kent, and Michael Reiha Join Silvaco Technical Advisory Board
- eSilicon Technical Advisory Board Members Win Facebook Research Award
- eSilicon Expands Technical Advisory Board
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |