Allegro DVT annouces the World first HEVC hardware decoder IP
Allegro DVT is proud to introduce the world first HEVC hardware decoder IP at IBC 2012.
Grenoble, FRANCE -- Monday, September 03, 2012 -- Allegro DVT is proud to introduce the world first HEVC hardware decoder IP at IBC 2012. HEVC (aka “High Efficiency Video Coding”) is the next generation video standard, currently being developed by the JCT-VC team. JCT-VC is a joint team between MPEG and VCEG. The finalized HEVC standard will bring 50% bitrate savings compared to equivalent H.264/AVC encodings. HEVC should be ready for ratification by ISO and ITU (as ISO/IEC 23008-2 MPEG-H Part2 and ITU-T Rec.H.265) by the end of January 2013. HEVC decoders will then be quickly adopted in many devices such as: camcorders/DSC, digital TVs, PCs, set-top boxes, smartphones, tablets, …
The new HEVC decoder IP leverages Allegro DVT long and successful history of hardware video IPs development. Thanks to this HEVC decoder IP, Allegro DVT customers will be able to tape-out HEVC capable SoC as soon as the standard is finalized.
At IBC 2012, Allegro DVT will demonstrate an FPGA based, real-time, high definition HEVC decoder, on its booth: 1.A46.
Any company that has interest on the HEVC topic is invited to contact us at info@allegrodvt.com, and book a private demonstration on our stand 1.A46.
Read more on Allegro DVT products for IC vendors
About Allegro DVT
Allegro DVT is a leading provider of H.264/MPEG-4 AVC|SVC|MVC and HEVC solutions, including industry standard compliance test suites, H.264/MPEG-4 AVC and HEVC encoder, codec and decoder hardware (RTL) IPs; and multiscreen encoders and transcoders. Allegro DVT products have been chosen by more than 100 major IC providers, OEMs and broadcasters.
For more information, visit Allegro DVT's Website or contact info@allegrodvt.com.
|
Allegro DVT Hot IP
Related News
- Allegro DVT showcases the first HEVC video hardware decoder IP at CES 2013
- Allegro DVT AV1 Encoder and Decoder Hardware IPs Embedded in Products by End of 2020
- Allegro DVT Adds Support of 4:2:2 10-bit Video Profiles to its Multi-Format Encoder/Decoder Hardware IPs.
- Allegro DVT unveils its hardware dual-format (HEVC/H.265 and AVC/H.264) encoder IP
- Allegro DVT unveils its hardware HEVC/H.265 Encoder IP
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
E-mail This Article | Printer-Friendly Page |