IPextreme Announces Silicon Valley IP Users Conference
Leading Companies in Semiconductor IP Bring their Users Together
Campbell, Calif. – September 10, 2012 – IPextreme, Inc., the company bringing famous IP (intellectual property) to system-on-chip designers worldwide, today announced, together with its Constellations™ members, the Silicon Valley IP Users Conference on October 4, 2012 at the Computer History Museum in Mountain View, California—the heart of Silicon Valley.
Focused on topics important to IP users from both the business and technical disciplines, the conference will include a diverse set of viewpoints, speakers, and tutorials, along with a very special reception unique to the Silicon Valley experience.
Highlights of the agenda include:
- Opening keynote address from Jim Feldhan, President, Semico Research, on the semiconductor IP market
- Lunch keynote from Harrison Beasley, Technical Working Groups Manager, Global Semiconductor Alliance (GSA)
- Technical tutorials from Sonics, Certus Semiconductor, and Atrenta, along with a presentation by Freescale on the business topic of monetizing captive IP assets within a large semiconductor company
- IP Technical Panel moderated by Ron Wilson, Editor-in-Chief, Altera Corporation
- IP Business Panel led by Ed Sperling, Editor-in-Chief, System-Level Design
- Reception will include tutorials on beer-making, presented by Strike Brewing Company of San Jose, and wine tasting, guided by Jessamine McLellan, GM and Sommelier of Michelin-starred restaurant Chez TJ in Mountain View
The Silicon Valley IP Users Conference is open to everyone involved in semiconductor IP. The event is free of charge, but space is limited. Register today to avoid disappointment.
More details may be found at http://www.ip-extreme.com/news/constellations2012.shtml
Event details:
Date: October 4, 2012
Time: 10:00AM – 5:30PM (registration opens at 9:30AM)
Place:
- Computer History Museum
Hahn Auditorium
1401 North Shoreline Boulevard
Mountain View, CA 94043
Price: Free (seating limited to 100 people)
Registration: http://constellationsconference2012.eventbrite.com
Twitter: #Constellations2012
About IPextreme, Inc.
IPextreme packages, delivers, and supports famous IP (intellectual property) designed by large semiconductor companies and used by system-on-chip (SoC) designers worldwide. These production-proven IP products serve both broad horizontal markets and specific verticals, such as consumer and automotive, and are provided in a process-independent and EDA-neutral format for ease of use by the widest range of customers.
With a decade of experience in developing, packaging, licensing, and supporting IP, IPextreme offers a complete business solution that allows semiconductor companies to strategically leverage their internal IP portfolio and expand overall revenue. The company has offices in Campbell, California; Munich, Germany; and Tokyo, Japan with representatives in China, India, Israel, Korea, and Taiwan.
For additional information, please visit www.ip-extreme.com.
About Sonics, Inc.
Sonics, Inc. is the leader of system IP for cloud-scale SoCs. As a pioneer of network-on-chip (NoC) technology, Sonics offers SoC designers one of the world's largest portfolios of system IP for mobile, digital entertainment, wireless and home networking. With a broad array of silicon-proven IP, Sonics helps designers eliminate memory bottlenecks associated with complex, high-speed SoC design, streamline and unify data flows and solve persistent network challenges in embedded systems with multiple cores. Sonics has more than 110 patent properties to date and has enabled its customers to ship more than one billion chips worldwide. Founded in 1996, Sonics is headquartered in Milpitas, Calif. with offices worldwide. For more information, please visit www.sonicsinc.com, www.sonicsinc.com/blog, and follow us on Twitter at twitter.com/sonicsinc.
About Certus Semiconductor
Certus Semiconductor is a novel IO and ESD design company. We have brought together several of the world’s foremost experts in the areas of IO and ESD design, offering to all companies large and small the ability to custom tailor IO libraries and designs to suit their product needs.
We are focused on working with our customers! That means we will work with your architects, circuit designers, mask designers, and reliability engineers to ensure that the IO and ESD solutions provided are the most efficient, area reduced, power optimized and competitive solutions for your product and your market.
For additional information, please visit http://www.certus-semi.com.
About Atrenta
Atrenta’s SpyGlass® Predictive Analysis software platform significantly improves design efficiency for the world’s leading semiconductor and consumer electronics companies. Patented solutions provide early design insight into the demanding performance, power and area requirements of the complex system on chips (SoCs) fueling today’s consumer electronics revolution. More than two hundred companies and thousands of design engineers worldwide rely on SpyGlass to reduce risk and cost before traditional EDA tools are deployed. SpyGlass functions like an interactive guidance system for design engineers and managers, finding the fastest and least expensive path to implementation for complex SoCs.
SpyGlass from Atrenta: Insight. Efficiency. Confidence.
For additional information, please visit www.atrenta.com.
|
Related News
- Constellations will "Unlock the Mystery of IP" at Silicon Valley IP Users Conference
- Broad Range of Chips&Media-powered Solutions Displayed at 2010 Embedded Systems Conference (ESC) in Silicon Valley
- IPextreme Expands to New Silicon Valley Office in Campbell, CA
- Artisan Launches EDA-IP-Foundry Conference for IC Designers; First Artisan Community Design Conference --ACDC-- Rocks Silicon Valley in September
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |