VESA Improves Mobile Device Battery Life and Display Performance with Upcoming Release of Embedded DisplayPort (eDP) Version 1.4
Updated eDP Standard to Further Reduce System Power, Improve Display Capabilities in Next-Generation Mobile Devices
Newark, Calif., September 10, 2012 – The Video Electronics Standards Association (VESA®) today announced the upcoming release of Embedded DisplayPort™ (eDP) Version 1.4. This version of VESA’s embedded display interface includes new features that will further reduce system power consumption, support multi-touch data over the display interface, and support a wider range of platform topologies including tablets, handheld devices, and notebook PCs. These new features will position eDP as the universal embedded display interface for mobile devices and will lead to increased battery life, reduce system size and weight, as well as increase overall display capabilities.
eDP v1.4 addresses system power reduction through new features, including a new partial-frame update capability for Panel Self Refresh (PSR), lower interface voltage swings, additional link rate options, transport data compression, and regional backlight control. The auxiliary channel will now carry multi-touch data from the display to system processor. eDP v1.4 electrical interface parameters have also been enhanced to accommodate a wider range of system form factors and transmission media.
“Since the introduction of eDP, system and chip set developers within the VESA membership have been discussing more ways to take advantage of eDP,” said Craig Wiley, VESA chairman. “The packetized, bi-directional capability of DisplayPort, upon which eDP is based, adds a lot of flexibility to the display interface, simplifying system architecture and enabling more feature rich designs for system engineers. The culmination of many new ideas, this version will propel universal adoption of eDP as device manufacturers look to take advantage of its unsurpassed power saving capabilities and design flexibility.”
First introduced in 2009 as an extension of the DisplayPort standard, eDP was developed to replace the aging LVDS (Low-Voltage Differential Signaling) embedded display interface standard. In 2010, VESA member companies AMD and Intel Corporation announced that they would be phasing out LVDS support in next generation chip sets by 2013 in favor of eDP because of LVDS’ limited capabilities, higher voltage levels requirements, and excessive interference with system wireless communication functions. Currently undergoing final review by VESA members, eDP1.4 is anticipated to be released in October 2012, and utilized in commercial products as early as 2014.
|
Related News
- VESA Rolls Out Production-Ready Embedded DisplayPort Standard 1.4 for Mobile Personal Computing Devices
- VESA Publishes DisplayPort Standard Version 1.4
- VESA Publishes Embedded DisplayPort (eDP) Standard Version 1.4a
- VESA Enables Mobile Devices to Share Full HD Video and 3D Content on Any Display With Release of MyDP Standard
- VESA Elevates PC and Laptop HDR Display Performance with Updated DisplayHDR Specification
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |