Xilinx Demonstrates Industry's First QPI 1.1 Interface with FPGAs at Intel Developer Forum
QuickPath Interconnect enables 7 series All Programmable FPGAs; extends capabilities of Intel processor-based systems
SAN FRANCISCO, Sept. 11, 2012 -- Xilinx, Inc. (NASDAQ: XLNX) today announced at the Intel Developer Forum (IDF) the industry's first demonstration of a field programmable gate array (FPGA) interfacing to an Intel Sandy Bridge Xeon Processor using the QuickPath Interconnect (QPI) protocol. Xilinx's QPI solution provides developers a low-latency, high-performance link to Intel Xeon Processors from Xilinx® All Programmable FPGAs. This solution achieves the best possible overall system performance and power consumption by leveraging Xilinx FPGAs high performance processing and flexible I/O capabilities. IDF attendees can see the live demonstration at Xilinx's booth #426.
"With today's demonstration, Xilinx now has the first FPGA-based low-latency, high-bandwidth interconnect intellectual property (IP) core for Intel Xeon processor-based systems," said Nick Possley, senior director of wired communications at Xilinx. "This means Xilinx solutions can now play a major role in reducing CAPEX and OPEX for Data Centers by enabling higher compute performance within a given server form factor either by directly accelerating applications or offloading I/O intensive operations."
Hardware designers can start developing a QPI-based solution today using the Xilinx QPI development platform complete with IP core and a development module designed to plug directly into an existing Intel Sandy Bridge CPU socket.
The QPI 1.1 full width link between the Xilinx Virtex®-7 FPGA and the Intel Sandy Bridge CPU operates at 6.4 Gb/s per lane over 20 lanes. Xilinx has created a custom development board that mounts a Virtex-7 FPGA directly in an Intel Sandy Bridge Xeon CPU socket. The demonstration leverages the Native Loopback (NLB) example hardware and software to validate the data exchange between FPGA and CPU. The QPI interface enables the Intel Xeon CPU to take advantage of the Xilinx FPGA's ability to do parallel processing and speed up high computation applications for coprocessing and/or application acceleration. Developers can also use the Xilinx solution to enable a high-performance, low-latency network interface controller and I/O connectivity expansion taking advantage of the cache coherent nature of the QPI protocol to more efficiently handle packet processing.
Availability
The Xilinx QPI solution consisting of an IP core, reference design and Virtex-7 FPGA development board will be commercially available from Xilinx at the end of the year. For more information, please contact your local sales representative.
About Xilinx
Xilinx is the world's leading provider of All Programmable devices, SoCs and 3D ICs. These industry-leading devices are coupled with a next-generation design environment and IP to serve a broad range of customer needs, from programmable logic to programmable systems integration. For more information, visit www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- Xilinx Showcases Industry's First FPGA-based 80Gbps Network Interface Card (NIC) and New Intel QPI Interface Implementation at IDF13
- Altera Demonstrates Industry's First QPI 1.1 FPGA Home Agent for Enhanced Server Capabilities
- Xilinx Demonstrates Intel(R) QuickPath Technology for FPGAs at Intel Developer Forum
- ASMedia Technologies Demonstrates Industry's First SuperSpeed USB 10 Gbps (USB 3.1) Silicon ASM1352R (USB3.1 to SATA6G with RAID) at Intel Developer Forum
- Atomic Rules introduces the world's highest performance PCIe host interface for Intel Agilex F-Series FPGAs
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |