Intel's Bohr sees at least 10 more years of scaling
Dylan McGrath, EETimes
9/13/2012 12:53 AM EDT
SAN FRANCISCO—Despite the naysayers continually predicting an end to Moore's Law,Intel Senior Fellow Mark Bohr doesn't envision an end to semiconductor CMOS scaling for at least a decade.
Some believe that the end of the vaunted Moore's Law and CMOS scaling as we know it is near. Challenges to continued scaling include mounting technical hurdles and rising manufacturing costs.
But at the Intel Developer Forum here Wednesday (Sept. 12), Bohr, Intel's process technology guru, made it clear he seems a clear path to continued scaling into the 2020s.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- TSMC's R&D chief sees 10 years of scaling
- Moore's Law Could Ride EUV for 10 More Years
- Are Chiplets Enough to Save Moore's Law?
- Floadia Completes eFlash IP Qualification on TSMC 130BCD plus Process and Achieves the World's Highest Data Retention for 10 Years at 200°C
- Intel signs 7 out of top 10 fabless companies, sees 18A test chip
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset