5V Library for Generic I/O and ESD Applications TSMC 12NM FFC/FFC+
Intel's Bohr sees at least 10 more years of scaling
Dylan McGrath, EETimes
9/13/2012 12:53 AM EDT
SAN FRANCISCO—Despite the naysayers continually predicting an end to Moore's Law,Intel Senior Fellow Mark Bohr doesn't envision an end to semiconductor CMOS scaling for at least a decade.
Some believe that the end of the vaunted Moore's Law and CMOS scaling as we know it is near. Challenges to continued scaling include mounting technical hurdles and rising manufacturing costs.
But at the Intel Developer Forum here Wednesday (Sept. 12), Bohr, Intel's process technology guru, made it clear he seems a clear path to continued scaling into the 2020s.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- TSMC's R&D chief sees 10 years of scaling
- Moore's Law Could Ride EUV for 10 More Years
- Are Chiplets Enough to Save Moore's Law?
- Floadia Completes eFlash IP Qualification on TSMC 130BCD plus Process and Achieves the World's Highest Data Retention for 10 Years at 200°C
- Intel signs 7 out of top 10 fabless companies, sees 18A test chip
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks