Intel sees quad-patterned path to 10 nm chips
Rick Merritt, EETimes
9/12/2012 11:00 PM EDT
SAN FRANCISCO – Intel Corp. has found a way to create a 10 nm process technology using immersion lithography. In addition, the processor giant is on track to start making chips in a 14 nm process technology before the end of next year, said an Intel fellow in a talk here.
The 10 nm process would debut in 2015 or later. It would require quadruple patterning for some mask layers but “it’s still economical,” said Mark Bohr, director of Intel’s technology and manufacturing group, speaking to EE Times after a talk at the Intel Developer Forum here.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Intel signs 7 out of top 10 fabless companies, sees 18A test chip
- Intel Reports Tepid Progress on 10 nm
- Intel Technology and Manufacturing Day in China Showcases 10 nm Updates, FPGA Progress and Industry's First 64-Layer 3D NAND for Data Center
- Intel Unveils 10, 22nm Processes
- Altera Achieves Industry Milestone: Demonstrates FPGA Technology Based on Intel 14 nm Tri-Gate Process
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset