English
Intilop to demo live Full TCP Offload based FPGA System for Financial Applications with Altera and BittWare at the HPC Wall Street Conference
Intilop, Altera and BittWare collaborate to develop and promote Industry Best Ultra-Low Latency FPGA Solutions for Financial Applications.
Santa Clara, CA. - September. 17, 2012 -- Intilop, Inc. a pioneer and a recognized leader in providing Ultra-Low latency networking Mega IP building blocks, systems and solutions, announced they will showcase their 4th Gen. 76 nanosecond SX-Series 10G Ultra-Low latency TOE fully integrated with Intilop’s ultra-low-latency EMAC and Altera_PHY Mega IP cores running on BittWare’s Stratix® V S5PE FPGA board. The live demo will be showcased on September 19, 2012 at the HPC Wall Street Conference at Roosevelt Hotel in New York City.
“It was a significant achievement to port our TCP Offload Mega-IP blocks and system solutions on the BittWare S5PE board with Stratix-V FPGA to deliver one-way ultra-low latency of 225 nanoseconds. Our Full TCP processing Mega IP-Cores take full advantage of all the architectural features in the Stratix-V FPGA, plus S5PE board design to deliver 100% deterministic ultra-low latency, 94% bandwidth and close to 1.8 million TCP transactions per sec.”, said K Masood, President and CTO of Intilop.“Our S5PE board based on the leading-edge 28nm Stratix-V FPGA from Altera coupled with Intilop’s TCP processing IP-Cores, delivers the best lowest latency solution for FPGA Acceleration in Financial Applications.” said Darren Taylor SVP- Sales & Marketing at BittWare.
“This collaborative effort provides the highest performance, lowest latency data processing engine for financial applications”, said David McIntyre, senior business manager for Altera’s computer and storage business unit.
Intilop’s Full TCP Processing solutions on BittWare S5PE board with Altera Stratix-V FPGA based trading solutions are tailored for Financial Applications for High Frequency Traders, Trading Exchanges, Banks, Trading Firms and Financial Institutions that want to accelerate their networks for market data Feed-handlers, FIX Engines, Ticker Plants, Pre-Trade risk checking (Sec. reg. 15c 3-5), Order Books, Symbol Filtering, Matching Engines & Trade selection, Arbitrage, Algorithmic Trading, Micro-Burst handling, and In-house Proprietary trading schemes.
The live demonstrations will be at the HPC Wall Street Conference on September 19th, at Booth No. 318, Roosevelt Hotel, 70 Vanderbilt Ave, (between East 46th and East 45th Streets), New York, NY 10017, phone: 212-661-9600.
About Intilop
Intilop is a developer and pioneer in advanced networking silicon IP and system solutions, custom hardware solutions, SoC/ASIC/FPGA integrator and total system solutions provider for Networking, Network Security, storage and Embedded Systems. They offer silicon proven semiconductor IPs with comprehensive hardware and software solutions.
Please visit the company website at: www.intilop.com
Pricing and product info contact: info@intilop.com
|
||||||
Related News
- Intilop's 76-nanosecond full TCP Offload (TOE) establishes yet another System Latency record with Altera Stratix-V FPGA board from BittWare
- Intilop Corporation's Live Demo of its 3rd Generation Enhanced Ultralow latency 10G bit TCP Offload Engine and Total system solution for the Financial Markets received tremendous interest at the 'Low Latency Summit' in NYC.
- Intilop delivers on Altera FPGAs, their 7th Gen. industry first, Full TCP, UDP & IGMP Hardware Accelerator System with Dual 10G ports for all Hyper Performance Networking Systems
- Intilop and Altera to present a live demo of 10G Ultra Low latency UDP Offload core using Altera's OpenCL at the SC-12 Conference in Salt Lake city, Utah.
- Intilop TCP Offload Engine Delivers Full TCP Offload in Less than 100 nanoseconds Using Altera's Stratix IV FPGA
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |