Cisco chip exec sees steady ASIC investments
Rick Merritt, EETimes
9/27/2012 9:28 AM EDT
SAN JOSE, Calif. – Competitors of Cisco Systems have been talking smack lately, claiming the router giant is increasingly turning to off-the-shelf chips instead of building its own ASICs. Not so, says one of the router and switch giants top silicon honchos in an exclusive interview with EE Times.
“Our investments [in ASICs] have been and continue to be large,” said Dan Lenoski who manages a team of about 125 of Cisco’s 750 chip designers. “That investment has been steady and increased since in 2000 because communications interfaces are getting faster,” Lenoski explained.
E-mail This Article | Printer-Friendly Page |
Related News
- eASIC Announces Next Phase of Structured ASIC Business Strategy - Stepping up from a Structured ASIC IP provider to a fabless semiconductor
- NanoXplore acquires Dolphin Design's ASIC business and strengthens its strategic position in aerospace
- Kalray, Arteris, Secure-IC, and Thales, Win the Call for Projects Related to the AI Acceleration Strategy of the "France Relance 2030 - Future Investments" Plan
- Moschip Unveils Focused Strategy For Turn-Key ASIC Solutions
- Globalfoundries sees success for its diversification strategy
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards