Research Project for Energy-efficient Risk Management has Started
Kaiserslautern, Oct. 1 2012 - The ESR research project (Energy-efficient simulation acceleration for risk measurement and management) has started with Creonic GmbH as project coordinator.
The precise and significant simulation of risk scenarios is essential for rating current and future portfolios and investments in the financial and insurance sectors. Even large CPU or GPU clusters can have a workload of many hours for such tasks resulting in huge energy consumption for these simulations.
The ESR project is an interdisciplinary cooperation between partners from the sectors of asset management, financial mathematics, and hardware design. The main objective is to make current reconfigurable hardware (field programmable gate arrays, FPGAs) easily applicable for users in finance and insurance markets. In this way a reduction of energy consumption of up to 90% is achievable compared to that of CPU or GPU implementations.
The technical challenge is to keep the high flexibility that is always required because of fast changing product descriptions, models and algorithms while using efficient and therefore dedicated accelerators. During the project the consortium develops a demonstrator for the acceleration of selected algorithms that are relevant for industry. This demonstrator will form the foundation for a commercial platform.
The project consortium consists of:
- Assenagon GmbH, Munich: Asset Management
- Creonic GmbH, Kaiserslautern: Hardware design for FPGAs
- cronologic GmbH & Co KG, Frankfurt: FPGA boards and integration
- Fraunhofer-Institut für Techno- und Wirtschaftsmathematik (ITWM), Kaiserslautern
- Karlsruhe Institute of Technology (KIT): Information processing technologies
- University of Kaiserslautern: Microelectronic systems design
The project is funded by the Federal Ministry of Education and Research and is accompanied by the German Aerospace Center (DLR). The duration of the project is three years.
|
Creonic Hot IP
Related News
- Creonic Participates in 6G Research Project Led by Deutsche Telekom
- Creonic Participates in Horizon 2020 EPIC Research Project
- Dolphin Design Enables Next Generation Energy-Efficient Battery-Operated IoT Devices with New IP Platforms on TSMC 22ULL Process
- Creonic Participates in H2020 "VERTIGO" Research Project
- Creonic Participates in National Research Project KI-Radar
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
E-mail This Article | Printer-Friendly Page |