Memoir Systems' renaissance 4x delivers significant Memory performance and density Advantages
Company also identifies one of its first customers that is utilizing memory solutions for next-generation SOCs that eliminate the need for circuit-based custom multiport physical memories
SANTA CLARA, Calif. -- October 1, 2012—Memoir Systems Inc., the Semiconductor Intellectual Property (SIP) provider that delivers breakthrough embedded memory performance, today announced the availability of the second offering of its revolutionary commercial products: Renaissance™4X. Based upon the company’s award-winning Algorithmic Memory® technology, Renaissance 4X increases the memory performance of existing embedded memory macros by delivering up to a 4X increase in memory operations per second (MOPS). In addition, it eliminates the need to build custom multiport memories and can reduce area and power requirements by up to 60% compared to conventional physical multiport implementations. By combining Memoir’s patented memory algorithms with silicon-validated single-port/two-port memories, Renaissance 4X can generate memories with any read/write combinations for up to four active ports, easily achieving 4000 MOPS in a 28nm process.
IBM Microelectronics is one of Memoir’s first customers. Robert Busch, senior engineer, IBM, stated, "Innovative technologies, such as IBM's embedded DRAM, are pushing the performance envelope of system-on-a-chip designs. By working with Memoir, we can offer chip designers a highly efficient memory subsystem for SoCs that provides improved system throughput and fast time-to-market for complex products."
Renaissance 4X alleviates the need for custom memory solutions and creates a versatile memory portfolio offering of six multiport memory generators that cater to different memory requirements and application needs. Memoir’s product uses standard 6T BIST and DFT methodologies, contains RTL that has been exhaustively verified using formal methodologies, and does not require silicon validation. Through this combination of benefits, Renaissance 4X provides a significant time-to-market advantage, lowers product development cost and reduces risk. With Renaissance 4X, customers have flexibility and options not available with custom memory solutions. For instance, memory replication is area inefficient, requires much higher power and only works to increase read performance. On the other hand, custom multiport solutions have higher costs, risks, and require a longer time to market. This means that they are not generally offered by third-party IP suppliers.
“All of the traditional multiport solutions have major shortcomings,” explained Adam Kablanian, CEO of Memoir Systems. “Common amongst them are the high costs, risks and protracted development times that are associated with any custom silicon product. With Renaissance 4X, we are able to deliver a high performance, affordable, easy-to-use and versatile multiport memory solution that can address a wide range of requirements across the industry.”
From an application standpoint, Renaissance 4X meets the data requirements of next-generation SoCs used in networking and communication sub-systems which have aggregated speeds above 400 Gb/s. This means that Renaissance 4X has extensive applicability for memories which require multiple memory accesses per cycle, such as packet buffers, counters, netflow, linked lists, schedulers, lookup tables, etc. In addition, Renaissance 4X provides multiport memories for shared L2 and L3 cache architectures, for high performance multicore SoCs.
Pricing and Availability
Renaissance 4X Generators are available now and list pricing starts at $500,000 plus royalties.
About Renaissance 4X
Renaissance 4X is the second commercially-available product offering from Memoir Systems. Based on the company’s Algorithmic Memory technology, Renaissance 4X introduces a revolutionary alternative to traditional multiport implementations by providing higher performance solutions that can also yield significant power and area savings; reduce overall time-to-market and do not require silicon validation. As with all Memoir products, Renaissance 4X uses algorithms synthesized in hardware to increase the performance of existing embedded memory macros. The company’s technology is implemented as RTL-level IP, and is process, node, and foundry independent. Memoir’s solutions appear as standard embedded memories, and can be readily integrated into existing standard SoC design flows. Renaissance 4X offers six separate memory generators: a 3 port 2R1W, a 3 port 1R2W, a 4 port 3R1W, a 4 port 2R2W, and specialty memories for 3Ror1W and 4Ror1W.
About Memoir Systems, Inc.
Memoir Systems, Inc. is a provider of breakthrough memory technology that is delivered as Semiconductor Intellectual Property (SIP). Memoir’s revolutionary approach to memory design shortens the time required to develop new memories, and can increase the performance of existing memory macros by up to 10X more Memory Operations Per Second (MOPS). The company’s Renaissance family of products provides drop-in replacements for existing embedded memories. These new memories offer increased performance or reduced area and power consumption without sacrificing performance. Memoir’s technology is process, node, and foundry independent, and integrates seamlessly into any existing SoC (ASICs, ASSPs, GPPs and FPGAs) design flow. Memoir Systems is based in Santa Clara, California and has development facilities located in Hyderabad, India and Yerevan, Armenia. For more information, visit www.memoir-systems.com.
|
Related News
- Memoir Systems' Renaissance 10x Brings Ultra High Performance to Embedded Memories
- Memoir Systems' Renaissance Memory IP Available on TSMC 16nm FinFET
- Memoir Systems' High Performance Renaissance Memories Available for ARM 16nm FinFET Physical IP
- Synopsys' DesignWare Universal DDR Memory Controller Delivers up to 30 Percent Lower Latency and Increases System Performance
- Rambus Delivers 6400 MT/s DDR5 Registering Clock Driver to Advance Server Memory Performance
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |