English
MIPS Technologies Licenses 32-Bit Architecture to Fulcrum Microsystems for Development of Industry's First High-Performance Clockless Processor
Caltech Spin-Out Leveraging Its Unique Design Methodology To Deliver Communications ICs Using Asynchronous Implementation of MIPS32™ ArchitectureSAN JOSE, Calif., Embedded Processor Forum, April 30, 2002 - MIPS Technologies, Inc. (NASDAQ: MIPS, MIPSB), a leading provider of industry-standard processor architectures and cores for digital consumer and business applications, announced today that it has licensed its 32-bit MIPS® instruction-set architecture (ISA) to Fulcrum Microsystems, Inc. to develop chips for high-speed wire line communications applications.
Fulcrum Microsystems, a pioneer in asynchronous circuit design (clockless chips), is a fabless semiconductor company that is leveraging its patented Delay-Insensitive design methodology to develop clockless system-on-chip (SOC) solutions that offer significant advantages in power, performance and time to market over those designed using traditional synchronous VLSI design methods. The company expects to deliver its first products in the first half of 2003.
"Our decision to implement a clockless MIPS-based processor is a testament to the strength and versatility of the MIPS architecture," said Bob Nunn, CEO of Fulcrum Microsystems. "The extensive ecosystem that has flourished in support of the industry-standard MIPS architecture will benefit Fulcrum and our customers by simplifying their adoption and integration of our products."
"We welcome Fulcrum Microsystems as one of the newest members of our community," said John Bourgoin, chairman and CEO of MIPS Technologies. "Fulcrum's clockless design methodology has the potential to greatly advance large-scale chip design, particularly in the areas of performance, power consumption, and time to market. Leveraging its technology, Fulcrum can bring the flexibility and programmability of high-performance microprocessors to applications where, previously, only rigid custom solutions would suffice. We're pleased that the performance and low-power attributes of the MIPS architecture have helped Fulcrum bring this innovative technology to market."
About Fulcrum Microsystems
Fulcrum Microsystems is a fabless semiconductor company that is pioneering a new VLSI design style to deliver devices of unparalleled performance for wire-line communications equipment. The company's patented Delay-Insensitive design methodology renders clockless System-On-Chip solutions that offer significant advantages in power, performance, and time to market over systems designed in traditional synchronous VLSI design methodologies. Founded in January 2000, the privately held company is funded by three leading venture capital firms, Infinity Capital, New Enterprise Associates, and Worldview Technology Partners. For more information about Fulcrum Microsystems and its product plans, please call +1 (818) 871-8100 or visit http://www.fulcrummicro.com
About MIPS Technologies
MIPS Technologies, Inc. is a leading provider of industry-standard processor architectures and cores for digital consumer and business applications. The company drives the broadest architectural alliance that is delivering 32- and 64-bit embedded RISC solutions. The company licenses its intellectual property to semiconductor companies, ASIC developers and system OEMs. MIPS Technologies and its licensees offer the widest range of robust, scalable processors in standard, custom, semi-custom and application-specific products. The company is based in Mountain View, Calif., and can be reached at +1 (650) 567-5000 or www.mips.com
Media Contact:
MIPS Technologies, Inc.
Lee Garvin Flanagin
+ 1 650 567 5180
flanagin@mips.com
Mike Zeile
Fulcrum Microsystems, Inc.
+1 (818) 871-8164
mzeile@fulcrummicro.com
Related News
- MIPS Technologies Used Artisan's High-Speed Logic IP to Validate Newest High-Performance 32-Bit Core Family
- Actel and ARM Develop High-Performance 32-bit Processor Optimized for FPGAs
- MIPS Technologies' Highest-Performance 32-Bit Processor Core Families Supported by MontaVista Linux
- MIPS Technologies licenses 32-Bit architecture to Intrisity for development of 2-GHz processors
- picoTurbo Announces pT-120 Portable Low-power 32-bit Processor Core for High-performance SOC Designs
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |