Multi-Protocol Engine with Classifier, Look-Aside, 5-10 Gbps
IntelliProp, Inc. Announces Availability of AHCI SATA Host Core AHCI 1.3 Compliant SATA Host Core in Production
Longmont, Colorado - October 16, 2012 - IntelliProp, Inc., a leader in innovative semiconductors for Data Storage applications, announced today the availability of a licensable SATA Host Core with AHCI (Advanced Host Controller Interface) support. The IntelliProp AHCI compliant core supports from 1 to 32 ports with SATA 6G performance and is available for integration into ASIC and FPGA designs. “We have been working with our customers to utilize our fully compliant 6.0 GB/s AHCI SATA Core for use in data storage applications for some time now and a significant number are already well into production” said Hire Patel, VP of Business Development at IntelliProp. “We want to be sure that the data storage market is aware that IntelliProp continues to lead with high performance data interfaces such as this AHCI Core,” continued Patel. Key features for the AHCI SATA Core include:
- Support for up to 32 ports
- Hardware assisted Native Command Queuing (NCQ)
- Supports 64-bit architectures and 64-bit system memory
- Hardware managed aggressive link power management
- SATA Superset Registers
- Embedded DMA controller per port allowing for high speed concurrent data movements.
The AHCI SATA Host Core is available today from IntelliProp, Inc. for ASIC integration and for development on the Altera and the Xilinx FPGA platforms.
|
IntelliProp, Inc.. Hot IP
Related News
- IntelliProp, Inc. announces availability of SATA RAID IP Core
- Arasan Announces immediate availability of its I3C Host / Device Dual Role Controller IP
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Xiphera extends its Transport Layer Security product family
- Flex Logix Announces Production Availability of InferX X1M Boards for Edge AI Vision Systems
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |