English
TSMC taps ARM's V8 on road to 16-nm FinFET
Rick Merritt, EETimes
10/16/2012 5:21 PM EDT
SAN JOSE, Calif. – TSMC laid out roadmaps for 20-nm planar, 16-nm FinFET and 2.5-D stacks at its annual event here on Tuesday (Oct. 16). The Taiwan foundry will use ARM’s first 64-bit processor, the V8, as a test vehicle for the 16-nm FinFET process with the first tape out of a test chip probably within the next year.
The advent of double patterning at 20 nm and FinFETs at 16 nm pose significant challenges to chip designers, based on talks with TSMC and partner companies. TSMC’s roadmap is roughly in line with rival Globalfoundries that also hopes to make 20nm chips next year and 14-nm FinFET chips in 2014.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Synopsys Demonstrates Industry's First MIPI D-PHY IP Operating at 2.5 Gbps per Lane on TSMC 16-nm FinFET Plus Process
- TSMC Certifies Synopsys' IC Compiler II for its Latest 16-nm Production FinFET Plus Process
- TSMC Certifies Synopsys' Digital and Custom Solutions for 16-nm FinFET Process
- ARM and Cadence Partner to Implement Industry's First Cortex-A57 64-bit Processor on TSMC 16nm FinFET Process
- ARM and TSMC Tape-Out First ARM Cortex-A57 Processor on TSMC's 16nm FinFET Technology
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models