CEO Clemmer carving out NXP 2.0 strategy
Junko Yoshida, EETimes
10/26/2012 11:42 AM EDT
NEW YORK – Rick Clemmer, who took the reins as CEO of debt-ridden NXP Semiconductors nearly four years ago, expects to complete the Dutch chip maker's transition to NXP 2.0 by the end of 2013.
The 2.0 version of NXP will improve its operating margins to 25 percent while growing at a rate 50 percent faster than the semiconductor industry average. All that, Clemmer declared, while continuing to reduce debt.
“We still need to do a few more tweaks, but we think we are well on our way to get there,” Clemmer (left) said in an interview here on Thursday (Oct. 25). While declining to elaborate on those “tweaks," he stressed that NXP boosted operating margins to 19.8 percent in the most recent quarter. “We reduced our net debt to $2.88 billion at the end of the third quarter. That used to be $6 billion."
E-mail This Article | Printer-Friendly Page |
Related News
- Intel CEO Pat Gelsinger Announces "IDM 2.0" Strategy for Manufacturing, Innovation and Product Leadership
- VESA Rolls Out DisplayID Version 2.0 Standard to Optimize Plug-and-Play Connectivity for Leading-Edge Displays
- Rapid Bridge Tapes Out World's Smallest USB 2.0/3.0 PHY
- NXP Announces Appointment of Richard L. Clemmer as CEO
- NXP Semiconductors Introduces Industry's Lowest Cost ARM9 with High Speed USB 2.0 OTG
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards