CEO Clemmer carving out NXP 2.0 strategy
Junko Yoshida, EETimes
10/26/2012 11:42 AM EDT
NEW YORK – Rick Clemmer, who took the reins as CEO of debt-ridden NXP Semiconductors nearly four years ago, expects to complete the Dutch chip maker's transition to NXP 2.0 by the end of 2013.
The 2.0 version of NXP will improve its operating margins to 25 percent while growing at a rate 50 percent faster than the semiconductor industry average. All that, Clemmer declared, while continuing to reduce debt.
“We still need to do a few more tweaks, but we think we are well on our way to get there,” Clemmer (left) said in an interview here on Thursday (Oct. 25). While declining to elaborate on those “tweaks," he stressed that NXP boosted operating margins to 19.8 percent in the most recent quarter. “We reduced our net debt to $2.88 billion at the end of the third quarter. That used to be $6 billion."
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Intel CEO Pat Gelsinger Announces "IDM 2.0" Strategy for Manufacturing, Innovation and Product Leadership
- VESA Rolls Out DisplayID Version 2.0 Standard to Optimize Plug-and-Play Connectivity for Leading-Edge Displays
- Rapid Bridge Tapes Out World's Smallest USB 2.0/3.0 PHY
- NXP Announces Appointment of Richard L. Clemmer as CEO
- NXP Semiconductors Introduces Industry's Lowest Cost ARM9 with High Speed USB 2.0 OTG
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset