Space Codesign Systems to Release Version 2.4
Innovative ESL Design tool for Hardware/Software co-design now includes new support for asymmetric multiprocessing (AMP)
Montreal, QC, October 30th, 2012 - Space Codesign® Systems announced today the availability of Version 2.4 of its SpaceStudio™ ESL hardware/software co-design software for SoC embedded systems development. Version 2.4 introduces support for AMP in multiprocessor-based designs in an environment that carries out automated hardware software partitioning. Now, engineers can better explore their design options with modern multicore architectures such as the dual-core ARM® Cortex™-A9 processor featured in the latest Xilinx® and Altera® flagship FPGA’s. This results in optimal performance of SoC embedded systems, which accelerates the development process and lowers development costs.
“AMP has become a major concern for our customers in key markets like aerospace and multimedia as they deal with multiple processor designs, sometimes each having different responsibilities” said Guy Bois, President and Founder of Space Codesign.
In addressing that need, SpaceStudio™ Version 2.4 now offers engineers the ability to create embedded systems with heterogeneous operating systems (or even bare metal).
With the use of version 2.4, system architects will see a drastic improvement in their time-to-market. It’s cutting-edge drag and drop mechanism enables engineers to perform hardware/software partitioning faster, lowering development costs and resulting in improved design quality. This efficient development process is shown in the diagram attached.
SpaceStudio Version 2.4’s new features will be demonstrated at this year’s ARM TechCon in Santa Clara, California. Look for Space Codesign at booth 519 during the Software and Systems days - October 30th to November 1st.
For more information about the SpaceStudio development platform, please download the attached diagram. To see a product demonstration come to the Space Codesign booth at ARM TechCon or visit Space Codesign’s site for further information about HW/SW co-design..
About Space Codesign Systems, Inc.
Founded in 2008, Space Codesign® Systems, Inc. is the developer of SpaceStudio™, the only ESL (Electronic System Level) design technology that enables end-to-end automated hardware/software co-design - from high-level functional specification to the architectural and RTL (Registered Transfer Level) coding phase. Revolutionizing HW/SW partitioning with a drag & drop approach, SpaceStudio allows system architects to move components from hardware to software and vise versa with the click of a mouse. There is no more need to recode functions for hardware or software, no need to change memory mapping, and no need to use predefined hardware.
This pioneering HW/SW co-design technology integrates smoothly with other EDA (Electronic Design Automation) tools and enables electronics engineers to enjoy a higher level of abstraction and executable representation for embedded systems design in aerospace and commercial multimedia applications.
|
Related News
- New Integration Between SpaceStudio Hardware Software Co-design and European Space Agency’s TASTE Tool Set
- SpaceStudio Hardware Software Codesign Tool Expands Offering to New SoC Design Markets
- Space Codesign Introduces the First Virtual Platform Technology Supporting Hardware/Software Codesign for FPGA Based on ARM Cortex-A9
- Altera's Quartus II Software Version 11.0 Features the Production Release of Qsys System Integration Tool
- Space Codesign Systems joins Siemens Digital Industries Software Solution Partner Program as a Software and Technology Partner
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |