Esencia Technologies Announces Floating Point support for EScala Design Platform
EScala design platform now opens floating point architecture to new applications
San Jose Calif. – October 30, 2012 – Esencia Technologies, a technology leader in ASIC/FPGA DSP design, today announced the availability of the EScalaPlus scalable Floating Point Architecture (FPA), opening effective FPA to new applications.
EScalaPlus supports up to 32 concurrent IEEE-754 floating point operations (FLOPs) per cycle. To keep area requirements low, EScalaPlus offers the ability to optimize for operations strictly required by the application software and automatically removes unused hardware resources.
“We are proud to announce IEEE Floating Point support for EScala. Many applications that particularly benefit from EScala’ scalability are targeting floating point arithmetic.” said Ravi Satrawada, CEO and President of Esencia Technologies. “Its ease of use and high performance are a perfect match for traditional floating point applications, such as Scientific Computing, Big Data Mining and High Frequency Trading (HFT), but the cost-effectiveness and scale also open up innovative uses of floating point arithmetic for wireless networking, voice and sound processing and other growth market applications.”
The EScala design platform comes with a full software development environment (SDK) for C and C++. The complete toolchain also offers built-in support for multi-core configurations. The integrated debugger and simulator enhance time to market and software reliability and ensure a very low cost of ownership for EScala licensees.
The EScala design platform generates synthesizable RTL code and related scripts to easily integrate it into an ASIC SoCs or FPGA. It supports standard bus protocols interfaces like AMBA AHB/AXI. EScala is supported by a company that has a long track record of successful ASIC tape-outs and understands the importance of customer service.
Esencia will exhibit with industry leaders at the ARM TechCon 2012 October 31 – November 1, 2012 at Santa Clara Convention Center, Booth #419.
About Esencia Technologies, Inc.
Esencia Technologies, Inc. is a leading Silicon Valley ASIC and FPGA Signal Processor IP and Design Service Company established in 2006 based in San Jose, California. Esencia Technologies offers ASIC IP and turn-key semiconductor design services from product specification through GDS2 to production. Our team has completed projects for Fortune 500 companies as well as small start-ups in leading semi-conductor process nodes. For more information, visit http://www.esenciatech.com/.
|
Related News
- Exostiv Labs Unveils AMD Versal Adaptive SoC Device Support for Exostiv and Exostiv Blade Platforms
- SensiML Expands Platform Support to Include the RISC-V Architecture
- Faraday Adds Video Interface IP to Support All Advanced Planar Nodes on UMC Platform
- Cadence Delivers New Design Flows Based on the Integrity 3D-IC Platform in Support of TSMC 3Dblox™ Standard
- Edge Impulse and BrainChip Partner to Further AI Development with Support for the Akida platform
Breaking News
- intoPIX Powers Ikegami's New IPX-100 with JPEG XS for Seamless & Low-Latency IP Production
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
- Qualcomm initiates global anti-trust complaint about Arm
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- SiliconIntervention Announces Availability of Silicon Based Fractal-D Audio Amplifier Evaluation Board
Most Popular
- Qualcomm initiates global anti-trust complaint about Arm
- Siemens acquires Altair to create most complete AI-powered portfolio of industrial software
- Alphawave Semi Reveals Suite of Optoelectronics Silicon Products addressing Hyperscaler Datacenter and AI Interconnect Market
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- Rapidus Announces Strategic Partnership with Quest Global to Enable Advanced 2nm Solutions for the AI Chip Era
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |