LSI Logic offers Mips' 64-bit microprocessor core in ASIC libraries
LSI Logic offers Mips' 64-bit microprocessor core in ASIC libraries
By Semiconductor Business News
May 2, 2002 (1:06 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020502S0029
MILPITAS, Calif. -- Expanding its ASIC library portfolio, LSI Logic Corp. today announced the availability of a standard 64-bit microprocessor core from Mips Technologies Inc. of Mountain View, Calif. LSI's ASIC portfolio, dubbed CoreWare, will now include Mips' IPMIPS64 5Kf microprocessor core. Build around its Gflx 0.11-micron process technology, the 5Kf processor core operates at clock speeds of up to 333-MHz. "The dual issue (1-integer + 1-floating-point) capabilities of the 5Kf are extremely beneficial for many of the applications we are targeting with this processor," said Rafi Kedem, senior director of the Processor Cores Technology Group at LSI. The 5Kf core is ideal for applications demanding high-performance processing such as, networking, imaging and printing, and next-generation digital consumer products. The Milpitas-based company also offers a full range of ARM Ltd.'s processors in its CoreWare portfolio
Related News
- LSI Logic's PCI-to-Ultra2 SCSI Host Adapter Board Boosts Performance With 64-Bit Addressing and Dual Address
- Toshiba introduces the industry's first embedded 64-Bit MIPS CPU SLI ASIC core
- PMC-Sierra Introduces New Highly Integrated SoC-based 64-bit MIPS Microprocessor Architecture
- AMD licenses Mips' 64-bit processor technology for future products
- Toshiba, MIPS to develop fastest 64-bit embedded processor based on 'Amethyst' core
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |