Dolphin Integration introduces a new generation of SpRAM at 55 nm
Grenoble, France – November 26, 2012 -- Dolphin Integration is releasing RHEA, the latest memory architecture of its SpRAM family, for power and cost sensitive SoCs at 55 nm TSMC technological processes.
The SpRAM RHEA generator leaves far behind any competing SpRAM
Illustration with 4kx32 memory cut
The SpRAM RHEA not only provides the best combination of density, speed and power consumption:
- Up to 30% denser than standard High-Speed memory generator while maintaining an equivalent speed range
- 10% less consuming and 9% denser compared with traditional Low-Power and High-Density memories, but RHEA also includes a crucial functionality:
- Data retention mode both at 1.2 V and 0.77 V for ultimate leakage savings
The SpRAM generator RHEA is specially suited for consumer multimedia applications such as MP3 player, E-reader, or game console.
For more information, feel free to download the Presentation Sheet or to contact Dolphin’s Library Marketing Manager at ragtime@dolphin.fr to get access to the SpRAM RHEA FE generator
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive and lasting creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation as well as independence and partnerships with Foundries. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, such as mixed signal high-resolution converters for audio and measurement applications, Libraries of memories and standard cells, Power management networks, Microcontrollers. The strategy is to follow product launches with evolutions addressing future needs, emphasizing resilience to noise and drastic reductions of power-consumption at SoC level, thanks to their own missing EDA solutions enabling Support Engineering with Application Hardware Modeling as well as early Power and Noise assessment, plus engineering assistance for Risk Control
|
Dolphin Design Hot IP
Related News
- Dolphin Integration announces the availability of the new generation of SpRAM generator at 90 nm and 55 nm eFlash
- Dolphin Integration announces the availability of the new generation of Foundry Sponsored SpRAM generator at 55 nm
- Dolphin Integration unveils a new RAM dedicated to IoT and Low Power MCU applications in 55 nm, GLOBALFOUNDRIES LPx process
- Dolphin Integration introduces new Dual Port memory compilers in TSMC 40 nm
- Dolphin Integration breakthrough innovation for TSMC 180 nm BCD Gen 2 process: Up to 30% savings in silicon area with the new SpRAM RHEA
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |