English
Intilop presents at Server Design Summit, how their ultra high performance 10G full TCP Offload Technology increases the network bandwidth by up to 6 times
High Performance Network Server Solutions using latest TCP and UDP offload technology will be presented at the Server Design Summit, Nov 27-28 at Marriot Hotel, Santa Clara, CA.
Santa Clara, CA., November 26th, 2012- Intilop, Inc. a pioneer and a recognized leader in providing Ultra-Low latency networking Mega IP building blocks, systems and solutions, announced they will present their 4th Gen. 76 ns SX-Series 10G Ultra-Low latency TCP Offload Core and solutions based around them that deliver greater than 1G byte per 10G port and sub-micro second wire-to-host latency. It will be held at the Server Design Summit taking place November 27th thru 28th, 2012 at Marriot Hotel, Santa Clara, CA.
Servers and high end NICs are able to use Intilop’s TCP technology and solutions to realize the maximum throughput possible i.e. greater than 93% or approaching theoretic limit. The industry leading system solutions are built around their Ultra-high-performance and ultra-low-latency 10G TCP Offload and DMA technology that has been regarded as ‘game changing’ by industry experts.
“We are achieving the absolute best with our ultra-Low latency protocol accelerators combined with other internally developed critical building blocks to build the whole systems that not only substantially accelerate traffic but also simplify system design in terms of reduced switch port cost, reduced power requirements and overall operating cost of networking equipment,” said Kelly Masood, President/CTO at Intilop corporation.
Intilop’s TCP/UDP Offload engines and other high end building blocks are targeted at end equipment-makers that provide solutions to financial markets, web servers, email servers, high-end servers in Data centers; cloud computing, Government network systems and University campus network systems.
About Intilop:
Intilop is a developer, recognized leader and pioneer in advanced networking silicon IP and system solutions, custom hardware solutions, SoC/ASIC/FPGA integrator and total system solutions provider for Networking, Network Security, storage and Embedded Systems.
Website:www.intilop.com
Pricing and product info contact:info@intilop.com
Server Design Summit: http://www.serverdesignsummit.com
A paper presented is at:
http://www.serverdesignsummit.com/English/Conference/Seminar_Session_Descriptions.html#SB101
|
||||||
Related News
- Intilop delivers their enhanced Dual 10G iNICs with Ultra-low latency TCP and UDP Offload accelerators, benchmarking sub micro second wire-to-host latency and Ultra high data throughput
- Intilop's CTO, K. Masood to Present "How TCP Offload Engines scale up the TCP traffic bandwidth by up to 8x on existing Ethernet Networks", at the Ethernet Summit
- Intilop releases Network Security TOE Module for Altera and Xilinx FPGAs for their 10G & 40G Full TCP & UDP Offload Engines
- Intilop delivers Nano-TOE IP Core with another record breaking Ultra-Low latency of 76 nanoseconds & 20 G bit bandwidth for high performance networking applications
- Intilop corporation announces a ‘Game Changing’ record breaking Ultra low latency & highest bandwidth 10G bit TCP offload engine SOC for Xilinx and Altera FPGA families
Breaking News
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- YorChip announces patent-pending Universal PHY for Open Chiplets
- PQShield announces participation in NEDO program to implement post-quantum cryptography across Japan
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- YorChip announces patent-pending Universal PHY for Open Chiplets
|
E-mail This Article | 
|
|
Printer-Friendly Page |