AMBA Parameter Configurable Multi-Channel DMA Controller (typically 1 to 256)
PLDA and GUC Announce Industry's First Successful PCIe Gen 3 Controller and PHY Combination on TSMC's 28nm HPM Process Technology
PLDA XpressRICH3 PCIe controller and GUC PHY combo provides complete PCIe Gen 3 SoC solution
SAN JOSE, Calif. -- December 3, 2012 -- PLDA, the industry leader in PCI Express® IP solutions and GUC, the Flexible ASIC Leader, today announced successful test chips for the industry’s first combined PCIe Gen 3 Controller IP and PHY IP solution on TSMC 28nm HPM (High Performance Mobile) process. The combined PCIe 3.0 Controller/PHY solution is in initial production and has been incorporated into demo boards.
The TSMC 28nm HPM process offers significantly higher speeds, up to 40 percent lower power and better gate density compared to the 40nm node and is optimized for the requirements of high performance mobile devices. The ability to easily integrate a complete PCIe Gen 3 solution into end products is a significant milestone for developers of next generation mobile devices.
The PLDA XpressRICH3 IP is a high performance, low latency, highly‐configurable PCI Express Endpoint, Root port, and Switch IP, compliant to the PCI Express rev.3.0 specification. It is also available with the industry‐standard AMBA AXI4 interface under the version XpressRICH3‐AXI . GUC's PCIe Gen 3 PHY is designed for networking and high end computing SoC's. Based on
GUC’s proven high‐speed SERDES technology, the performance of PCIe Gen 3 PHY exceeds PCI Express Base Specification rev.3.0 while proving highly adaptable to any link/lane configurations.
“PLDA’s XpressRICH3 IP improves upon the leading architecture and reliability of previous generations of PLDA PCI Express interface IP and provides the performance and configurability necessary to take advantage of the benefits provided by HPM, while improving the design process for its global customer base,” stated Stephane Hauradou, CTO for PLDA.
“The GUC PHY supports the PCI Express protocol and signaling for designers working on high end computing and networking applications,” said Dr. Jen‐Tai Hsu, Senior Director of R&D, GUC. “Its low‐power and industry‐leading small footprint provide the state‐of‐the‐art flexibility required for the innovative 28nm HPM process.”
Availability
PLDA XpressRICH3 IP is available now from PLDA. The PHY IP is available now from GUC. Evaluation boards with a single chip with PLDA’s PCIe 3.0 Controller and GUC’s PCIe 3.0 PHY combination are available for review now. Please contact PLDA to request an evaluation.
About PLDA
PLDA designs and sells intellectual property (IP) cores for FPGA and System‐on‐Chip (SoC) that aim to accelerate time‐to‐market for embedded electronic designers. PLDA specializes in highspeed interface protocols and technologies such as PCIe, and Ethernet.
PLDA IP cores are provided with a complete set of tools, including FPGA prototyping cards, drivers and APIs, testbenches and benefit from a global support and sales organization able to sustain over 2,000 ASIC customers worldwide.
PLDA is a global company with offices in North America (San Jose, California) and in Europe (France, Italy). For more information visit www.plda.com.
About Global Unichip Corp.
GLOBAL UNICHIP CORP. (GUC), is the Flexible ASIC LeaderTM who provides the semiconductor industry with leading IC implementation and SoC manufacturing services. Based in Hsin‐chu Taiwan, GUC has developed a global reputation with a presence in China, Europe, Japan, Korea, and North America. GUC is publicly traded on the Taiwan Stock Exchange under the symbol 3443. For more information, visit www.guc‐asic.com.
|
Related News
- PLDA and OmniPhy Announce PCIe Gen 2 Controller and PHY Combination for the TSMC 28nm Process
- PLDA and M31 Announce a Compliant PCI Express 3.0 Solution Including PLDA's XpressRICH3 Controller and M31's PHY IP for the TSMC 28HPC+ Process Node at 8 GT/s
- PLDA and MegaChips announce a cooperation to design PCIe controllers and PCIe PHY IP on TSMC's 16nm Process Technology
- GUC PCIe 3 PHY IP & PLDA EP Controller Combo Passes Compliance Test
- Gennum's Snowbush IP Group Delivers the Industry's First PCI Expess 3.0 PHY IP on TSMC 40nm Process
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |