Tensilica Hits Major Milestone: 200 Licensees for Dataplane Processor IP Cores
Update: Cadence Completes Acquisition of Tensilica (Apr 24, 2013)
200 Companies Have Licensed Tensilica’s DPU Technology; Thousands of Processors Have Been Designed and Deployed in Silicon
SANTA CLARA, Calif. – December 4, 2012 –Tensilica, Inc. today announced that 200 companies have licensed Tensilica’s dataplane processor unit (DPU) technology. Over 500 licenses have been signed with these 200 companies, and several thousand unique DPUs have been optimized by Tensilica (standard products) and its licensees (customized products) and deployed in silicon.
Last month Tensilica announced that its licensees have shipped over two billion DPUs (see press release dated October 10, 2012) and that license revenue for the previous four quarters (ended June 30, 2012) has continuously surpassed that of any other DSP (digital signal processor) IP licensing company by an average margin of 25 percent.
“Reaching the 200th licensee mark is another testimonial to our growing success. The universe of potential Tensilica licensees and applications addressed by Tensilica is much larger than that of other signal processor licensing companies since our products can range from tiny, micro DPUs to state-of-the-art, high-performance DSPs,” stated Jack Guedj, Tensilica’s president and CEO. “A growing number of customers are adopting Tensilica IP cores because they can get a significant reduction in time-to-market using our complete hardware and software subsystem solutions for audio and baseband signal processing and our state-of-the-art software programming tools.”
Tensilica lists many of its 200 licensees at http://www.tensilica.com/company/customer-profiles.
About Tensilica
Tensilica, Inc. is the leader in dataplane processor IP core licensing, with 200 licensees. Dataplane processors (DPUs) combine the best capabilities of DSPs and CPUs while delivering 10 to 100x the performance because they can be optimized using Tensilica’s automated design tools to meet specific and demanding signal processing performance targets. Tensilica’s DPUs power SOC designs at system OEMs and seven out of the top 10 semiconductor companies for designs in mobile wireless, telecom and network infrastructure, computing and storage, and home and auto entertainment. Tensilica offers standard cores and hardware/software solutions that can be used as is or easily customized by semiconductor companies and OEMs for added differentiation. For more information on Tensilica’s patented, benchmark-proven DPUs visit www.tensilica.com.
|
Related News
- Morello research program hits major milestone with hardware now available for testing
- Phison Licenses Tensilica's Dataplane Processor (DPU) for NAND Flash Memory Controllers and SSD Applications
- Tensilica Expands Dataplane Processor R&D Center in Pune, India
- ClariPhy Licenses Tensilica's Xtensa Dataplane Processor (DPU) for Optical Networking Mixed Signal, Digital Signal Processing (MXSP) SOCs
- EtherWaves Expands Digital Radio Choice - Adds Support for Tensilica Dataplane Processor Cores
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |