The S5 Series offers 64-bit RISC-V performance with 32-bit power and area
Mentor joins Open SystemC Initiative
![]() |
Mentor joins Open SystemC Initiative
By Richard Goering, EE Times
October 26, 2001 (2:50 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011026S0076
SANTA CRUZ, Calif. In a boost to the language standardization efforts of the Open SystemC Initiative, Mentor Graphics Corp. formally joined the group this week as a corporate member. Mentor had stayed away from OSCI earlier this year because of legal concerns, but signaled its intent to join the organization in June. Meanwhile, OSCI announced the production release of SystemC version 2.0 code, which is now available for downloading from the OSCI Web site. The long-awaited version 2.0 is said to greatly expand the behavioral-modeling capabilities of the C++ class library that underlies SystemC. Combined with Cadence Design Systems Inc.'s decision to join OSCI earlier this year, Mentor's membership shows that the SystemC modeling platform, initiated by Synopsys Inc. and CoWare Inc., is gaining industry-wide support. OSCI's modification of a controversial licensing clause concerning patent rights paved th e way for Cadence and Mentor to join. Mentor announced that Michael Bohm, chief technologist of its HDL design division, has been appointed to the OSCI board of directors.
Related News
- Accellera and Open SystemC Initiative (OSCI) Approve Merger, Unite to Form Accellera Systems Initiative
- Accellera and Open SystemC Initiative Announce Plans to Unite
- Intel's Eric Lish Elected Chair of the Open SystemC Initiative
- Cadence Speeds Systems Development with Automated Transaction-Level Verification
- Open SystemC Initiative Announces Completion of New Standard Enabling the Real-World Interoperability of Transaction-Level Models
Breaking News
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |