eASIC and Proton Digital Systems Announce LDPC NAND FLASH Read Channel For Enterprise Storage
eASIC-based LDPC Solution Enables Approximately 2X Higher Performance and Half The Power Compared to FPGAs Based Solutions
Santa Clara, CA – December 17, 2012 – eASIC Corporation, a provider of NEW ASIC devices, and Proton Digital Systems, a provider of FLASH Memory Reliability IP Solutions, today announced the immediate availability of a LDPC (Low Density Parity Check) NAND FLASH read channel for enterprise storage applications. The combination of IP from Proton Digital Systems and eASIC's NEW ASIC devices enables enterprise storage vendors to double the throughput performance at approximately half the power that can be achieved using state-of–the art FPGAs.
The Proton Digital Systems LDPC read channel enables enterprise FLASH storage system companies to leverage low cost MLC FLASH devices and increase the longevity of the FLASH to 45,000 program/erase cycles, compared to only 5,000 program/erase cycles with traditional BCH algorithms. This essentially extends the operating lifetime of the enterprise storage system to 10 years.
"We were keen to work with eASIC as we are increasingly seeing eASIC devices being selected as platforms for enterprise grade customized FLASH controllers", said Dr. Andrei Vityaev, CEO at Proton Digital Systems. "In enterprise storage systems, production volumes are often not high enough and the market changes too dynamic to justify cell-based ASICs but performance and low power requirements are beyond the capability of FPGAs. This makes an eASIC FLASH controller solution ideal for this space." added Dr. Vityaev.
"Proton’s FLASH Reliability IP suite is well proven to meet the demands posed by the latest dense NAND FLASH memory geometries", said Jasbinder Bhoot, Vice President of Marketing at eASIC Corporation "Robust LDPC-based error correction with soft data collection and signal processing is going to be a must in the enterprise storage space as OEMs strive to increase system endurance while reducing cost through using cheaper NAND FLASH memory." added Bhoot. "The eASIC solution is gaining traction in this fast evolving market as the eASIC configurable logic fabric enables fast time to market for a controller optimized for a particular FLASH node. At the same time the power and performance advantages over FPGA make this approach very compelling."
LDPC Read Channel Deliverables
The LDPC Read Channel includes the following deliverables:
- Set of Flash-optimized LDPC codes
- Synthesizable Verilog code with synthesis and simulation scripts
- Integration testbench and tests
- Firmware routines
- Complete reference design system for flash reliability testing with LDPC Read Channel
About eASIC
eASIC is a fabless semiconductor company offering breakthrough NEW ASIC devices aimed at dramatically reducing the overall cost and time-to-production of customized semiconductor devices. Low-cost, high-performance and fast-turn ASIC and System-on-Chip designs are enabled through patented technology utilizing Via-layer customizable routing. This innovative fabric allows eASIC to offer a new generation of ASICs with significantly lower up-front costs than traditional ASICs.
Privately held eASIC Corporation is headquartered in Santa Clara, California. Investors include Khosla Ventures, Kleiner Perkins Caufield and Byers (KPCB), Crescendo Ventures, Advanced Equities Incorporated and Evergreen Partners. For more information on eASIC please visit www.easic.com.
About Proton Digital Systems
Proton Digital Systems provides Flash Memory Reliability IP Solutions’s for the NAND Flash Market.
The company combines advanced technologies in the fields of mathematics, signal processing, digital design and software to deliver its cutting edge suite of System IP Products,which increase endurance and longevity of NAND Flash Memory.
|
Related News
- Proton Digital Systems Announces FlashPro Media Manager - Enabling Next Generation MLC and TLC Flash in Consumer, Client and Enterprise Applications
- Diablo Technologies Disrupts Latency and Performance Metrics for the Enterprise with Introduction of New Memory Channel Flash Solution
- Arasan Chip Systems expands its storage IP Portfolio with ONFI 4.1 PHY and I/O PAD IP seamlessly integrated with its NAND Flash Controller IP for UMC 28nm SoC Designs
- Altera to Demonstrate NAND Flash, FPGA Accelerators, and Storage and Memory Virtualization at Flash Memory Summit 2015
- Xilinx Announces LDPC Error Correction IP Fundamental to Enabling Next Generation Flash-Based Applications for the Cloud and Data Center Storage Market
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |