Allegro DVT showcases the first HEVC video hardware decoder IP at CES 2013
January 3, 2012 -- High Efficiency Video Coding (HEVC), alias H.265, is the next generation video standard, currently being developed by the JCT-VC team. JCT-VC is a joint team between MPEG and VCEG.
The finalized HEVC standard will bring up to 50% bitrate savings compared to equivalent H.264/AVC encodings.
Allegro DVT will present its HEVC Video Hardware Decoding IP, the world first HEVC hardware decoder IP targeting mobile phones, tablets, set-top boxes, digital TVs... This IP can be implemented both on FPGA and SoC, supports any resolution up to 4K, and is optimized in terms of silicon area, power consumption and memory bandwidth. The current implementation fully complies with the latest available HEVC reference software (HM 9.1), and will be continuously updated until the HEVC standard is finalized.
This innovative product will allow Allegro DVT’s customers to tape-out soon after the final release of the standard, currently expected in January 2013. Allegro DVT will be running a live demonstration at its booth #35707.
Allegro DVT will also expose the rest of its video product line, including:
- H.264 Hardware Encoding & Codec IPs, with best in class video quality, minimized silicon area and power consumption.
- WiGig WDE Codec IP, the most advanced Wireless Display Extension (WDE) codec for next generation 60 GHz wireless technology: 802.11 ad/WiGig.
- HEVC Compliance Streams, providing HEVC decoder manufacturers with the perfect tool for validating their developments, and ensuring compliance with this upcoming video standard.
Feel free to book a private demonstration at our booth #35707 at CES 2013 – January 8-11 2013.
Allegro DVT is a leading provider of H.264/MPEG-4 AVC|SVC|MVC and HEVC/H.265 solutions, including industry standard compliance test suites, H.264/MPEG-4 AVC and HEVC/H.265 encoder, codec and decoder hardware (RTL) IPs; and multiscreen encoders and transcoders. Allegro DVT products have been chosen by more than 100 major IC providers, OEMs and broadcasters.
For more information, visit Allegro DVT's Website ( http://www.allegrodvt.com/Allegro ) or contact info@allegrodvt.com .
|
Allegro DVT Hot IP
Related News
- Allegro DVT showcases its HEVC/H.265 Video Decoder IP at Mobile World Congress 2013
- Live demonstration of Allegro DVT's HEVC/H.265 Main10 video decoder IP at IBC 2013
- Allegro DVT Adds Support of 4:2:2 10-bit Video Profiles to its Multi-Format Encoder/Decoder Hardware IPs.
- Allegro DVT showcases its HEVC/H.265 Video Encoder IP at IBC 2014.
- Allegro DVT showcases its HEVC/H.265 Video Encoder IP at DAC 2014
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |