Open-Silicon Implements Arteris FlexNoC Interconnect IP in ARM Cortex-A9 ASIC
Open-Silicon leverages silicon-proven network-on-chip (NoC) technology to enable faster timing closure and flexible QoS demands
SUNNYVALE, Calif., Jan. 22, 2013 -- Arteris, Inc., the inventor and only supplier of silicon-proven commercial network-on-chip (NoC) interconnect IP solutions, today announced that Open-Silicon implemented the Arteris ® FlexNoC™ interconnect IP as the backbone SoC interconnect in a high-performance ARM®-based networking SoC design.
In 2011, Open-Silicon licensed the Arteris NoC interconnect IP as a key technology needed for derivative and ASIC design engagements with its Center of Excellence for ARM Technology. In 2012, Open-Silicon integrated the fabric into a state-of-the-art media gateway SoC as part of a derivative design engagement leveraging Open-Silicon architecture, RTL design, physical design, and software services.
"We used the Arteris FlexNoC interconnect IP within our Center of Excellence for ARM Technology to optimize power consumption and performance for an ARM-based subsystem," said Colin Baldwin , senior director of marketing, Open-Silicon. "Arteris' network-on-chip interconnect IP made timing closure much easier and allowed us to implement the QoS management required for the design's high-performance I/O and sophisticated hardware acceleration engines. In addition, we were able to close timing in a fraction of the schedule needed previously for designs using older crossbar-based architectures."
"Arteris is excited that the ARM Technology Center of Excellence at Open-Silicon has chosen Arteris FlexNoC to meet the needs of its most demanding SoC customers," said K. Charles Janac , President and CEO of Arteris. "Arteris NoC technology eases timing closure and enables SoC designers to complete their projects in a fraction of time compared to older technologies."
About Arteris
Arteris, Inc. provides Network-on-Chip interconnect IP and tools to accelerate System-on-Chip semiconductor (SoC) assembly for a wide range of applications. Results obtained by using the Arteris product line include lower power, higher performance, more efficient design reuse and faster development of ICs, SoCs and FPGAs.
Founded by networking experts and offering the first commercially available Network-on-Chip IP products, Arteris operates globally with headquarters in Sunnyvale, California and an engineering center in Paris, France. Arteris is a private company backed by a group of international investors including ARM Holdings, Crescendo Ventures, DoCoMo Capital, Qualcomm Incorporated, Synopsys, TVM Capital, and Ventech. More information can be found at www.arteris.com.
About Open-Silicon, Inc.
Open-Silicon® is a leading semiconductor company focused on SoC realization for traditional ASIC, develop-to-spec, and derivative ICs. In support of the industry trend towards collaborative engineering and design-lite, Open-Silicon offers SoC architecture, system design, physical design, IP, system software, and high-quality semiconductor manufacturing services with one of the world's broadest partner ecosystems for IC development. For more information, visit Open-Silicon's website at www.open-silicon.com or call +1-408-240-5700.
|
Arteris Hot IP
Related News
- Cadence Encounter Technologies Enable Open-Silicon to Reach 2.2 GHz Performance on 28nm ARM Dual-Core Cortex-A9 Processor
- Open-Silicon Uses Synopsys IC Compiler to Achieve 1.3GHz Frequency on Quad-Core ARM Cortex-A9 MPCore Processor
- Aldec Adds ARM Cortex-A9 Support to HES-7 ASIC Prototyping Platform
- Socle Tapes Out 28nm ASIC Design at GLOBALFOUNDRIES
- Faraday Strengthens ASIC Design Service with Extended License for ARM Cortex-A9 Processors and Mali-400 MP GPUs
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |