Novas, Verplex and Versity tweak verification solutions
Novas, Verplex and Verisity tweak verification solutions
By Richard Goering, EE Times
May 14, 2002 (10:00 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020513S0039
SAN JOSE, Calif. Three design automation vendors are introducing products this week that are said to ease the IC verification crunch. Novas Software Inc. is rolling out its first "behavior-based debugging" product, Verplex Systems Inc. is offering RTL-to-layout verification, and Verisity Ltd. has added new coverage modes with the latest version of its Specman Elite product.
Novas Software is announcing Verdi, a new offering that combines the features of the company's Debussy debug system with behavior-based debugging. Novas introduced behavior-based debugging technology in March. It uses formal verification and synthesis technology to infer behavior directly, so it can report exactly what happened in what sequence. With existing "structural" tools, users must trace back through time to infer behavior, the company said.
Verdi adds mathemati cal analysis, temporal visualization and symbolic exploration to Debussy's existing capabilities, the company said. Users can see the behavior of a design over time in flow graphs, and can investigate alternative behavior.
"We believe, and our extensive beta efforts validate, that this is the most significant enhancement in debugging since the introduction of waveform displays," said Yu-Chin Hsu, vice president of research and development for Novas.
Verdi's behavior analysis automatically infers the logic functions of a design from RTL or gate-level descriptions, and interprets simulation results to generate an internal model of design behavior. Visualization capabilities isolate active logic paths, automatically trace signals back through time, and show how control and data flow through the design. Symbolic design exploration allows "what-if" analyses and lets users explore the effects of different values, or source code changes, on design behavior.
Verdi is available in July on Unix or Linux platforms starting at $14,000 for an annual subscription license. Debussy users can upgrade to Verdi, the company said.
Meanwhile, Verplex Systems is extending its formal verification technology throughout the design flow. An upcoming version of its Conformal LEC equivalence checker, called Conformal LVR, will run verification from the register-transfer level to final layout-versus-schematic descriptions.
Conformal LVR lets users compare RTL "golden" designs to final layouts. This capability works for blocks including memory, compiled datapath, memory control, intellectual property cores, complex I/O, and full-custom logic.
Verplex has also added support for complex arithmetic operators compiled from high-level descriptions. The company also claims to have improved the speed and capacity of its proof engines for RTL designs, with some blocks running five to ten times faster. Further, Verplex claims better performance during graphical deb ugging, and extended support for the Verilog 2001 standard.
Conformal LVR will be available in the third quarter starting at $130,000 on Hewlett-Packard, Sun and Linux platforms. Support for complex, compiled arithmetic operators will be available in the third quarter as an additional Conformal option.
Verisity is announcing the immediate availability of Specman Elite version 4. The company promises a 27 percent average speed improvement for compiled mode and a 15 percent improvement for interpreted mode over earlier versions.
The latest version also adds new coverage features. These include an integration with Verisity's SureCove code coverage product. Also new are coverage-per-instance, which lets users measure and compare coverage of different instances of individual objects; coverage extensibility, which makes it easier to define and add to the desired coverage base; and coverage test ranking, which enables users to determine which tests give a high degree of coverage per unit of simulation time.
Specman Elite 4 is available now on Solaris, HP-UX, and Linux workstations, priced at $50,000 for a floating license.
Related News
- Novas, Denali Offer First Transaction-Level Verification and Debugging Environment for PCI Express Design Verification
- Verisity, 0-In and Novas Announce Strategic 'VPA' Collaboration to Address Nanometer SoC Verification Challenges
- Verplex First With Formal Verification of Complex Datapath
- Innologic Systems joins Novas' harmony program to deliver comprehensive verification offering to SoC designers
- Verisity, Novas Facilitate Standardization and Extend Debug Interoperability for Advanced Chip and System Verification
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |