Cadence and GLOBALFOUNDRIES Collaborate to Enable Custom/Analog and Digital Design of 20nm Manufacturing Process
SAN JOSE, Calif., 05 Feb 2013 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, announced today that GLOBALFOUNDRIES has certified essential Cadence® technologies for custom/analog, digital and mixed-signal design, implementation, and verification for its 20-nanometer LPM technology. The certification covers the Virtuoso and Encounter platforms, including the industry-standard SKILL process design kit (PDK).
“As the leading innovators move to these smaller geometries, they are looking for tools that can keep up with their ever-changing needs,” said Andy Brotman, vice president, Design Infrastructure at GLOBALFOUNDRIES. “By ensuring Cadence digital and analog tools support our 20-nanometer LPM production node, our customers can move forward with confidence that their complex designs can be successfully designed and manufactured at these ever-shrinking processes.”
GLOBALFOUNDRIES said its qualification of the QRC techfiles, and certification of the PVS decks, meets the demand of customers who recognize the benefit of using signoff tools that are tightly integrated into Cadence custom/analog and digital flows.
“Through our close work with GLOBALFOUNDRIES and our customers, we are helping pave the way for development at today’s most advanced geometries," said Dr. Chi-Ping Hsu, senior vice president, Silicon Realization Group at Cadence. "This certification of our Virtuoso and Encounter platforms, and the availability of our products, lets our customers know they now have the resources at their disposal to produce working silicon.”
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
|
Cadence Hot IP
Related News
- Cadence Custom/Analog and Full-Flow Digital and Signoff Tools Enabled for GLOBALFOUNDRIES 7LP Process Node
- Cadence Digital and Custom/Analog Tools Achieve TSMC Certification for 16FF+ Process, Companies Collaborate on 10nm FinFET
- Cadence Digital, Custom/Analog Design Flows Certified and Design IP Available for Intel 16 FinFET Process
- Cadence Digital and Custom/Analog Design Flows Certified for Samsung Foundry's SF2 and SF3 Process Technologies
- Cadence Digital and Custom/Analog Design Flows Certified for TSMC's Latest N3E and N2 Process Technologies
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |