MoSys Unveils New Bandwidth Engine IC with On-Board Macro Functions for 400G Network Equipment
Bandwidth Engine 2 - Macro Accelerates Metering, Statistics, Accounting and Atomic Operations
SANTA CLARA, Calif.--Feb. 6, 2013-- MoSys (NASDAQ: MOSY), a leader in semiconductor solutions that enable fast, intelligent data access for network and communications systems, today announced the newest member of the Bandwidth Engine ® family of products that accelerates intelligent networking functions. The Bandwidth Engine 2 - Macro delivers the highest access rate and throughput of any single device today coupled with offload accelerators for single rate and two rate three color marker (srTCM, trTCM) metering, statistics, and accounting applications.
Ad |
Low Power Multi-Rate SerDes 1.25 Gbps Four-Channel (4CH) LVDS Serializer with Pre-emphasis Multi-Link Multi-Protocol SerDes 16Gbps in TSMC 28HPC |
As network performance and feature requirements continue to scale, architectural improvements are required. Networking equipment has transitioned to highly parallel, multi-threaded processing System-on-Chip complexes which require an insatiable amount of memory bandwidth. The Bandwidth Engine 2 family has three purpose-built variants, Burst, Access and Macro, to meet these growing needs and is intended for high-reliability, carrier-grade applications.
Using sixteen 15 Gigabits per second (Gbps) SerDes lanes, the Bandwidth Engine 2 interface operates at 480 Gbps, providing the host with up to 384 Gbps CRC protected, effective data throughput. This represents an unprecedented 80% overall efficiency, well beyond the capability of standard memory subsystems and alternative serial interface solutions, while using less than half of the board area, interface pins, and power resulting in substantial system-level cost savings.
The new device, MSR820, with its on-board accelerators, is capable of fire-forward operations which can update records entirely internal to the device, reducing the number of memory bus transactions from six down to one, as well as relieving the host of the computations required for the update. The MSR820's macros can be saturated using only 8 SerDes lanes, further reducing the power, pincount and host resources. The macro functions can retire entire operations in under 30 nanoseconds (ns), far quicker and at substantially lower power than alternative solutions, making Bandwidth Engine 2 - Macro a device unique to the industry in its capabilities.
"The industry is challenged to provide high-performance line cards that can aggregate hundreds of Gigabytes of bandwidth and deliver ever increasing intelligence," stated John Monson, VP of Marketing at MoSys . "The MSR820 Bandwidth Engine - Macro, delivers up to twelve billion operations per second for onboard or host-based processing, eliminating as many as 6 to 8 transactions with a single command. This industry-leading performance capability, combining memory bandwidth, intelligence features and efficiency improvements, enables networking and compute architects to achieve both increased speed and intelligence for packet or data processing applications."
MoSys' Bandwidth Engine family of ICs utilizes the GigaChip™ Interface, an open, 90% efficient, reliable transport protocol optimized for chip-to-chip communications. The devices are compatible with CEI-11G and XFI SerDes, which allows a seamless interface with high performance FPGAs as well as standard libraries available from ASIC providers. A complete package of RTL and tools is available to support the Bandwidth Engine interface.
MoSys' first generation Bandwidth Engine ICs have been fully qualified for carrier-grade applications and is available for volume production now. For information about pricing and availability, contact a local MoSys sales representative at http://www.mosys.com/contact.php.
About MoSys, Inc.
MoSys, Inc. (NASDAQ: MOSY) is an IP-rich fabless semiconductor company that provides high performance solutions for fast, intelligent data access in network and communications systems. Engineered and built for high-reliability carrier and enterprise applications, MoSys' products are breaking bandwidth barriers™ in data processing to allow for faster packet access and analysis, expanded user capacity and new capabilities required by the expanding global infrastructure. MoSys' Bandwidth Engine ® family of ICs combines the company's patented 1T-SRAM ® high-density, embedded memory and high-speed, 10 Gigabits per second serial interface with its intelligent access technology and a highly efficient GigaChip™ Interface transport protocol to eliminate bottlenecks in high-speed data access. MoSys is headquartered in Santa Clara, California, and more information is available at http://www.mosys.com.
|
Related News
- MoSys Announces Second Generation Bandwidth Engine IC Delivering up to 384 Gbps Throughput in a Single Device
- MoSys Releases Carrier-Grade Bandwidth Engine IC to Production
- MoSys Demonstrates Bandwidth Engine IC Interoperability with LSI SerDes
- MoSys Demonstrates Interoperability of its Bandwidth Engine(R) IC at DesignCon 2012
- MoSys Demonstrates Bandwidth Engine IC Interoperability with Avago Technologies SerDes
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |