Pixelworks Selects Uniquify's DDR Memory Controller Subsystem IP for System Performance, Field Reliability in its 4Kx2K Ultra High Definition TVs, Digital Projector Solutions
Values Unique, Collaborative Working Relationship
SAN JOSE, CALIF. –– February 7, 2012 –– Uniquify (www.uniquify.com), a leading high-performance semiconductor intellectual property (IP) and system-on-chip (SoC) design, integration and manufacturing services supplier, today said Pixelworks, Inc., (NASDAQ:PXLW), a pioneer in innovative video and display processing technology, has implemented its DDR Memory Controller subsystem IP blocks in four advanced digital video processor designs.
These new processors are powering the most advanced 4Kx2K Ultra High Definition TVs and digital projectors displayed at the 2013 Consumer Electronics Show in January.
According to Pixelworks’ Graham Loveridge, senior vice president, strategic marketing and business development, “Uniquify has solved tricky timing and dynamic temperature problems that allow our processors to be realized in a compact form factor with a competitive price point. We also appreciate Uniquify’s eager willingness to work closely with our team to implement and debug the chip, and to share the knowledge about the DDR subsystem.”
Pixelworks selected Uniquify’s DDR Memory Controller subsystem IP because it includes Uniquify’s patented self-calibrating logic (SCL) technology for a low-power, low-area solution that automatically calibrates the DDR read timing at system power up. Read timing calibration can be the most difficult challenge in DDR memory subsystems.
The IP’s dynamic self-calibrating logic (DSCL) feature was used by Pixelworks in the most recent chip to ensure optimal timing and performance during system operation. DSCL has the ability to dynamically “tune out” temperature variation and runs during system operation to solve problems due to dynamic variation, such as temperature changes or shifts in supply voltage.
“We take great satisfaction in knowing our IP is driving the latest consumer must-have TVs and digital projectors,” notes Josh Lee, Uniquify's chief executive officer. “Pixelworks’ use of our DDR memory controller is an excellent example of the benefits of implementing adaptive IP for improved system performance and field reliability.”
About Uniquify
Headquartered in San Jose, Calif., Uniquify is a privately held, rapidly growing system-on-chip (SoC) design, integration and manufacturing services supplier, and innovative developer and provider of high-performance semiconductor IP. Its “ideas2silicon” services range from spec development and front-end design through physical design and delivery of packaged, tested chips. Uniquify’s headquarters and primary design center is in San Jose with additional design teams in Pune, India, and Seoul, Korea. With more than 100 employees, Uniquify offers 65-, 40- and 28-nanometer SoC design expertise, integration and manufacturing services and high-performance IP to leading semiconductor and system companies worldwide. Additional information can be found at: www.uniquify.com.
About Pixelworks, Inc.
Pixelworks creates, develops and markets video display processing technology for digital video applications that demand the very highest quality images. At design centers around the world, Pixelworks engineers constantly push video performance to keep manufacturers of consumer electronics and professional displays worldwide on the leading edge. The company is headquartered in San Jose, CA.
For more information, please visit the company’s Web site at www.pixelworks.com.
|
Related News
- OPENEDGES' Memory Subsystem IP - DDR Controller & NoC interconnect licensed for high end 4K multimedia SoC
- Synopsys' DesignWare Universal DDR Memory Controller Delivers up to 30 Percent Lower Latency and Increases System Performance
- Virage Logic's DDR Memory Controller Interface Provides High Performance Data Transfer at Higher Efficiency and Lower Power
- Mobiveil's PSRAM Controller IP Lets SoC Designers fully Leverage AP Memory's Ultra High Speed (UHS) PSRAM Memory
- Arastu Systems' DFI 3.1 compatible and validated DDR4 Controller Core for increased system performance and reliability
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |