USB2.0 OTG PHY supporting UTMI+ level 3 interface - 28HK/55LL
Intel microserver leaves door open for ARM
Rick Merritt, EETimes
2/7/2013 3:01 AM EST
SANTA CLARA, Calif.--Intel’s first microserver processor is less power efficient than its existing Xeon chips, leaving a significant opportunity for alternative SoCs, according to Linley Gwennap, principal of the Linley Group.
Intel released last year the Atom S1000, also known as Centerton, a dual core chip meant to fend off mainly ARM-based server SoCs from a growing group of vendors. While it reduced power consumption to 6.3W, it does not support Ethernet, Serial ATA or USB controllers or multithreading.
“According to data Intel provided, this chip is less power efficient than its Xeon, so it seems like we are going in the wrong direction,” Gwennap said. “It’s not really a system on a chip yet, it has significantly lower performance and only uses 32-nm process technology,” he said at the Linley Data Center Conference here.
E-mail This Article | Printer-Friendly Page |
Related News
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era