English
Tensilica vs. Ceva in imaging/vision IP core battle
Junko Yoshida, EETimes
2/12/2013 5:01 AM EST
NEW YORK--Rapidly evolving imaging and embedded vision algorithms are opening up a new battleground for DSP core IP companies in the high-performance and power-efficient imaging needs of mobile handsets, automotive and video products.
Following Ceva’s introduction a year ago of MM3101, a programmable, low-power imaging and vision platform, Tensilica Tuesday (Feb. 12) rolled out an imaging and video dataplane processor unit (DPU), called IVP.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- MulticoreWare Inc. Becomes CEVA's Trusted Partner for Imaging & Computer Vision
- Vayyar Selects Cadence Tensilica Vision DSP for Advanced Millimeter Wave 3D Imaging Radar Solution
- Nextchip License CEVA Imaging and Vision Platform for ADAS Vision System
- Altek License CEVA Imaging and Vision DSP for Deep Learning in Mobile Devices
- ON Semiconductor License CEVA Imaging and Vision Platform for Automotive ADAS
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X