CAST Adds Multicast and AXI to UDP/IP Core for Streaming Media Systems
Woodcliff Lake, NJ, February 19, 2013 — Semiconductor intellectual property provider CAST, Inc. has improved its UDP/IP Hardware Stack IP core with customer-requested features that make it even more effective for processor-less streaming of audio or video over Ethernet.
The User Datagram Protocol (UDP) is a transport layer communications standard within the Internet Protocol suite that is simpler and quicker than Transmission Control Protocol (TCP/IP). This makes it better for video or audio media streaming over the Internet or within a private network; the GigE Vision, ONVIF, and PSIA standards for IP-based cameras, for example, all incorporate UDP.
CAST’s hardware UDP stack core handles the millions of instructions per second that a host processor would otherwise spend on UDP framing and checksum validation. The new version supports IP multicast for delivery of a single source’s data to multiple receivers using the IGMPv3 standard, and it adds an interface to the AMBA® AXI4 bus for easier integration of UDP in high-performance systems.
“Our UDP stack core is one of the smallest available,” said Tony Sousek, an IP development manager at CAST. “Now with IP multicast and AXI4 bus support, the UDPIP partners perfectly with our compression codecs and Ethernet MACs to more efficiently handle streaming media for Internet television and other popular applications.”
The improved UDP/IP Hardware Core Stack is available now, alone or integrated with an Ethernet MAC core from CAST, Altera, or Xilinx or with any of CAST’s video and image compression cores. Call CAST at +1 201.391.8300 or visit www.cast-inc.com for more information.
|
CAST, Inc. Hot IP
Related News
- CAST Full Hardware UDP/IP Stack Core Simplifies Streaming Media Over IP Networks
- TCP/IP Hardware Stack IP Core now Available from CAST
- CAST Expands Popular UDP/IP Networking Cores Line
- Digital Blocks Announces 2nd Gen Audio/Video & Data Hardware Protocol Stacks Supporting MPEG2 Transport Stream (TS), RTP, and UDP/IP Protocols
- Digital Blocks Releases 2nd Gen UDP/IP Hardware Stack / UDP/IP Off-Load Engine (UOE) Targeting High-Frequency Trading Systems
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |