MoSys Licenses 1T-SRAM Embedded Memory Technology To Motorola's Semiconductor Products Sector
SUNNYVALE, CALIFORNIA (May 15, 2002) - MoSys, Inc. (NASDAQ: MOSY) the industry's leading provider of high density SoC embedded memory solutions, today announced the licensing of MoSys' 1T-SRAMÒ embedded memory technology to the Semiconductor Products Sector (SPS) of Motorola, Inc. (NYSE: MOT). The 1T-SRAM embedded memory technology will be used to enable the incorporation of high performance, high density embedded memory blocks.
"We are very pleased that Motorola has chosen to license MoSys' 1T-SRAM technology," said Mark-Eric Jones, vice president and general manager of intellectual property at MoSys. "Our 1T-SRAM technology has been proven in volume production to offer cost savings, quality and reliability improvements that cannot be matched by other embedded memory technologies. As the proportion of SoC die area occupied by memory continues to grow these benefits translate to dramatic advantages for the whole SoC."
To date, 1T-SRAM embedded memory technology at MoSys licensees has passed 20 million units currently in production. These shipped devices represent a total of over one billion megabits (1,000,000,000,000,000 bits) of 1T-SRAM embedded memory now in use by licensees and their customers.
ABOUT MOSYS
Founded in 1991, MoSys (NASDAQ: MOSY), develops, licenses and markets innovative memory technology for semiconductors. MoSys' patented 1T-SRAM technology offers a combination of high density, low power consumption, high speed and low cost unmatched by other available memory technologies. The single transistor bit cell used in 1T-SRAM technology results in the technology achieving much higher density than traditional four or six transistor SRAMs while using the same standard logic manufacturing processes. 1T-SRAM technology also offers the familiar, refresh-free interface and high performance for random address access cycles associated with traditional SRAMs. In addition, this technology can reduce operating power consumption by a factor of four compared with traditional SRAM technology, contributing to making it an ideal technology for embedding large memories in System on Chip (SoC) designs. 1T-SRAM technology is in volume production both in SoC products at MoSys' licensees as well as in MoSys' standalone memories. MoSys is headquartered at 1020 Stewart Drive, Sunnyvale, California 94085. More information is available on MoSys' website at www.mosys.com.
###
Note for Editors:
1T-SRAM® is a MoSys trademark registered in the U.S. Patent and Trademark Office. All other trademarks or registered trademarks are the property of their respective owners.
|
Related News
- AVID Electronics Licenses MoSys' 1T-SRAM Embedded Memory; SoC Design Company Uses 1T-SRAM Memory in Consumer Electronic Products
- Vimicro Licenses MoSys' 1T-SRAM Embedded Memory
- Sanyo Licenses MoSys' 1T-SRAM Embedded Memory
- ACD Licenses MoSys' 1T-SRAM Embedded Memory Technology; 1T-SRAM Memory Technology to be Used in EtherLan Broadband Switch
- Mosys licenses 1T-SRAM embedded memory technology to National Semiconductor
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |