Allegro DVT showcases its HEVC/H.265 Video Decoder IP at Mobile World Congress 2013
Grenoble, France -- February 21, 2013 --HEVC (aka “High Efficiency Video Coding”) is the next generation video standard, developed by the JCT-VC team. JCT-VC is a joint team between MPEG and VCEG. The HEVC standard, finalized in January 2013, will bring 50% bitrate savings compared to equivalent H.264/AVC encodings.
At the Mobile World Congress, Allegro DVT will present on its booth:
HEVC/H.265 Hardware Decoding IP, the world first HEVC/H.265 hardware decoder IP, based on an unprecedented multi-core architecture. This gives our implementation the following key competitive advantages:
- support decoding of 4K resolutions at 60 Hz and beyond.
- target decoding performance is met at a lower operating frequency, allowing a high level of power savings, critical to mobile applications.
- the multi-core architecture doesn’t add any constraints on the encoders such as slicing or tiling pictures, which prevents adding artifacts and allows the best possible video quality.
H.264 Hardware Encoding & Codec IPs, with best-in-class video quality, minimized silicon area, optimized power consumption and an ultra-low end-to-end latency for Miracast support.
WiGig WDE Codec IP, the most advanced Wireless Display Extension (WDE) codec for next generation 60 GHz wireless technology: 802.11 ad/WiGig.
HEVC/H.265 Compliance Streams, provide HEVC/H.265 decoder manufacturers with the perfect tool for validating their developments, and ensure compliance with this upcoming video standard.
Please come and book a private demonstration at the Mobile World Congress 2013, Hall 5, booth 8 and 9 of the French Pavilion (#5E100).
Allegro DVT is a leading provider of H.264/MPEG-4 AVC|SVC|MVC and HEVC/H.265 solutions, including industry standard compliance test suites, H.264/MPEG-4 AVC and HEVC/H.265 encoder, codec and decoder hardware (RTL) IPs; and multiscreen encoders and transcoders. Allegro DVT products have been chosen by more than 100 major IC providers, OEMs and broadcasters. For more information, visit Allegro DVT's Website Allegro DVT's Website or contact info@allegrodvt.com.
|
Allegro DVT Hot IP
Related News
- Live demonstration of Allegro DVT's HEVC/H.265 Main10 video decoder IP at IBC 2013
- Allegro DVT showcases its HEVC/H.265 Video Encoder IP at IBC 2014.
- Allegro DVT showcases its HEVC/H.265 Video Encoder IP at DAC 2014
- Allegro DVT showcases the first HEVC video hardware decoder IP at CES 2013
- Allegro DVT demonstrates its HEVC/H.265 Video Encoder IP and Compliance Streams at ARM TechCon 2014
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |