OneSpin Solutions, Oasys Design Systems Ink OEM Agreement
OneSpin Equivalence Checking to be Bundled with Oasys RealTime Physical RTL Synthesis Software
MUNICH, GERMANY and SANTA CLARA, CALIF. –– February 26, 2013 –– OneSpin Solutions™ (www.onespin-solutions.com), provider of innovative formal assertion-based verification (ABV) and formal equivalence checking solutions, and Oasys Design Systems (www.oasys-ds.com), provider of Oasys RealTime physical register transfer level (RTL) exploration and synthesis software, today announced they have signed an original equipment manufacturer (OEM) agreement.
Under terms of the agreement, OneSpin is licensing a portion of its OneSpin 360™ EC technology, automated functional equivalence checking software, to Oasys to integrate with its RealTime Designer™ physical RTL synthesis software. More details on the flow integration will be announced by Oasys over the next several months.
“Oasys Design Systems is working on solving some of the most difficult IC design problems and making great strides,” says Dr. Raik Brinkmann, OneSpin Solutions’ president and chief executive officer (CEO). “We’re delighted to partner with Oasys, knowing that the OneSpin EC technology will be part of its solution. Design teams should be pleased with the result, improved user productivity and faster runtime.”
Scott Seaton, Oasys’ president and CEO, adds: “We have developed a close working relationship with OneSpin. Together, we are bundling equivalence checking with our next-generation physical RTL synthesis into an effective solution for a range of design environments.”
The OneSpin/Oasys partnership spans a number of years, beginning in 2010 when Oasys began using OneSpin 360 EC-ASIC during the development of RealTime Designer. OneSpin 360 EC-ASIC is being used for synthesis verification, comparing two representations of the same design before and after synthesis to ensure functional equivalence. Oasys enhanced the interface between the tools and demonstrated a compelling solution. A prototype is currently in beta development.
The OneSpin Product Family will be demonstrated today and tomorrow, February 26-27, from 3:30 p.m. until 6:30 p.m. at DVCon 2013 at the Doubletree Hotel in San Jose, Calif. Details about DVCon can be found at: www.dvcon.org.
For more information, visit www.OneSpin-Solutions.com.
The Oasys Design Systems website can be found at: www.oasys-ds.com.
About Oasys Design Systems
Oasys Design Systems is a privately funded electronic design automation (EDA) software supplier with a revolutionary new synthesis platform called RealTime, a fundamental shift in how register transfer level (RTL) synthesis is used to design and implement today’s SoCs and ASICs. Corporate headquarters is located at 3250 Olcott Street, Suite 105, Santa Clara, Calif. 95054. Telephone: (408) 855-8531. Facsimile: (408) 855-8537. Email: info@oasys-ds.com. For more information, visit: www.oasys-ds.com.
About OneSpin Solutions
Electronic design automation (EDA) supplier OneSpin Solutions of Munich, Germany, was founded in 2005 as a spin-off from Infineon Technologies AG. It leverages more than 300 engineer-years of formal verification technology development and application service experience to enable design teams to avoid costly redesigns and respins, while dramatically cutting their verification effort and costs and time-to-market pressures. Market-leading telecommunications, automotive, consumer electronics, and embedded systems companies rely on OneSpin to reduce their verification effort and achieve the industry’s highest possible verification quality. Email: info@onespin-solutions.com. Website: www.onespin-solutions.com.
|
Related News
- Synopsys and Gowin Semiconductor Ink Multi-Year OEM Agreement for FPGA Design Software
- Synplicity and NEC Electronics Ink Physical Synthesis OEM Agreement for ISSP Structured ASICS
- Concept Engineering's RTLVision Debugger and Viewer to Power Real Intent's Verification Solutions
- Synopsys and Lattice Semiconductor Extend Multi-Year OEM Agreement for FPGA Design Software
- Uniquify, HashFast Ink Agreement to Produce ASICs to Increase Hashing Speed for Bitcoin Miners
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |