Jasper Signs Up Cavium for its Next Generation Modeling App
JasperGold Architectural Modeling App Used for Greater Confidence and Faster Verification
March 6, 2013, MOUNTAIN VIEW, Calif. – Jasper Design Automation, the leader in verification solutions based on state-of-the-art formal technology, has announced that Cavium, Inc., a leading provider of highly integrated semiconductor products that enable intelligent processing for networking, communications and the digital home, has deployed Jasper’s Architectural Modeling App to help verify its next generation product portfolio. The JasperGold® Architectural Modeling App enables Cavium’s architects and RTL designers to specify, model and better verify complex behavior.
“Our next generation product line uses extremely advanced technology to achieve 100Gbps throughput and rapidly establishing that these blocks function correctly will help speed our time to market and provide our customers with the functionality and performance they require,” said Bruce Fishbein, Vice President of NCD IC Engineering at Cavium. “Jasper’s Architectural Modeling App is helping us further improve our verification processes.”
“Cavium’s decision to use Jasper’s formal technology for their leading-edge designs is a testament to the power and ease-of-use of our solutions,” said Rajeev Ranjan, Chief Technology Officer at Jasper Design Automation. “Our technology has a proven track record with high-end designs. We look forward to partnering closely with Cavium to produce the verification results they require to achieve confidence in their designs.”
JasperGold Architectural Modeling App
The JasperGold Architectural Modeling App provides an easy and well-defined methodology for an efficient modeling and verification of complex protocols. Jasper’s Modeling App models a large part of the protocol much faster and with less effort compared to other modeling and validation methods. It captures protocol specification knowledge at the architectural level; performs exhaustive verification of complex protocols against the specification; creates a golden reference model that can be used in verifying the RTL implementation of the protocol; and automates protocol-related property generation and debugging aids.
About JasperGold Apps
JasperGold Apps are built on a single platform that combines multiple formal-based solutions and leverages a common shared database and user interface. The Apps architecture enables sharing of design and verification data for each design under test (DUT) between Apps for increased consistency and productivity. The Apps architecture supports deployment of multiple Apps simultaneously as well as multiple invocations of the same App for improved throughput and performance.
The Apps architecture is extensible such that customers can take advantage of future Apps that will address emerging design and verification needs. The design and verification challenges that customers have addressed by creating flows using Jasper’s formal technology have been the inspiration for several Apps. Customers will be able to continue to leverage the powerful and highly programmable platform in JasperGold to develop their customized flows.
Availability
The Architecture Modeling App is available now. For pricing and sales inquiries, please contact info@jasper-da.com.
About Jasper Design Automation
Jasper Design Automation delivers industry-leading software solutions for semiconductor design, verification, and Intellectual Property (IP) reuse, based on state-of-the-art formal technology. Customers include worldwide leaders in the wireless, consumer, computing, and networking electronics industries. Jasper technology has been an essential part of 150 plus successful chip deployments. Headquartered in Mountain View, California, the company is privately held, with offices and distributors in North America, South America, Europe, Israel, and Asia. Visit www.jasper-da.com to reduce risks, increase design, verification and reuse productivity and accelerate time-to-market.
|
Related News
- Argon Design signs up first licensee for Argon360 real-time video stitching IP
- Jasper Launches Sequential Equivalence Checking App to Formally Verify the Functional Equivalence of RTL Implementations
- Jasper Launches Security Path Verification App - Industry's First Formal Solution for Detecting Security Vulnerabilities in SoC Designs
- TSMC signs up Apple for three-year FinFET deal
- Imagination signs license agreement with Cavium for MIPSr5 architecture
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |